WWW - Manaresults.Co - In: (Electronics and Communication Engineering)
WWW - Manaresults.Co - In: (Electronics and Communication Engineering)
WWW - Manaresults.Co - In: (Electronics and Communication Engineering)
PART - A
(25 Marks)
PART - B
(50 Marks)
2.a) Write about BiCMOS fabrication in a n-well process with a diagram.
b) Distinguish between Bipolar and CMOS devices technologies in brief. [5+5]
OR
3.a) Mention about the BICMOS Inverters and alternative BICMOS Inverters.
b) Determine the pull-up to pull down ratio for NMOS inverter driven by another NMOS
Inverter. [5+5]
4.a) Discuss about the stick diagrams and their corresponding mask layout examples.
b) Draw the stick diagram of p-well CMOS inverter and explain the process. [5+5]
OR
5.a) Explain about the 2 μm CMOS Design rules and discuss with a layout example.
b) Draw and explain the layout for CMOS 2-input NAND gate. [5+5]
6. Discuss about the logics implemented in gate level design and explain the switch logic
implementation for a four way multiplexer. [10]
OR
7.a) Describe about the methods for driving large capacitive loads.
b) Describe about the choice of fan – in and fan – out selection in gate level design. [5+5]
WWW.MANARESULTS.CO.IN
8.a) Design a shift register with the dynamic latch operated by a two-phase clock.
b) Explain the working principle of Ripple carry adder using Transmission Gates. [5+5]
OR
9.a) Explain about the Wallace tree multiplication and its design issues.
b) Draw the circuit diagram of four transistor DRAM cell with storage nodes. [5+5]
---ooOoo---
WWW.MANARESULTS.CO.IN