STM32F302VB Datasheet

STM32F302xB STM32F302xC
ARM®-based Cortex®-M4 32b MCU+FPU, up to 256KB Flash+

40KB SRAM, 2 ADCs, 1 DAC ch., 4 comp, 2 PGA, timers, 2.0-3.6 V
Datasheet - production data
Features
• Core: ARM® Cortex®-M4 32-bit CPU with FPU
(72 MHz max), single-cycle multiplication and LQFP48 (7 × 7 mm)
LQFP64 (10 × 10 mm) WLCSP100 (0.4 mm pitch)
HW division, DSP instruction and MPU LQFP100 (14 × 14 mm)
(memory protection unit) • Up to 11 timers
• Operating conditions: – One 32-bit timer and two 16-bit timers with
– VDD, VDDA voltage range: 2.0 V to 3.6 V up to 4 IC/OC/PWM or pulse counter and
• Memories quadrature (incremental) encoder input
– 128 to 256 Kbytes of Flash memory – One 16-bit 6-channel advanced-control
– Up to 40 Kbytes of SRAM, with HW parity timer, with up to 6 PWM channels, deadtime
check implemented on the first 16 Kbytes. generation and emergency stop
• CRC calculation unit – One 16-bit timer with 2 IC/OCs, 1
• Reset and supply management OCN/PWM, deadtime generation and
– Power-on/Power-down reset (POR/PDR) emergency stop
– Programmable voltage detector (PVD) – Two 16-bit timers with IC/OC/OCN/PWM,
– Low-power modes: Sleep, Stop and Standby deadtime generation and emergency stop
– VBAT supply for RTC and backup registers – Two watchdog timers (independent, window)
• Clock management – SysTick timer: 24-bit downcounter
– 4 to 32 MHz crystal oscillator – One 16-bit basic timer to drive the DAC
– 32 kHz oscillator for RTC with calibration • Calendar RTC with Alarm, periodic wakeup
– Internal 8 MHz RC with x 16 PLL option from Stop/Standby
– Internal 40 kHz oscillator • Communication interfaces
• Up to 87 fast I/Os – CAN interface (2.0B Active)
– All mappable on external interrupt vectors – Two I2C Fast mode plus (1 Mbit/s) with
– Several 5 V-tolerant 20 mA current sink, SMBus/PMBus, wakeup
• Interconnect matrix from STOP
• 12-channel DMA controller – Up to five USART/UARTs (ISO 7816
• Two ADCs 0.20 µS (up to 17 channels) with interface, LIN, IrDA, modem control)
selectable resolution of 12/10/8/6 bits, 0 to – Up to three SPIs, two with multiplexed
3.6 V conversion range, single half/full duplex I2S interface, 4 to 16
ended/differential input, separate analog supply programmable bit frames
from 2 to 3.6 V – USB 2.0 full speed interface
• One 12-bit DAC channel with analog supply – Infrared transmitter
from 2.4 to 3.6 V • Serial wire debug, Cortex®-M4 with FPU ETM,
• Four fast rail-to-rail analog comparators with JTAG
analog supply from 2 to 3.6 V • 96-bit unique ID
• Two operational amplifiers that can be used in
PGA mode, all terminals accessible with analog Table 1. Device summary
supply from 2.4 to 3.6 V
Reference Part number
• Up to 24 capacitive sensing channels supporting
touchkey, linear and rotary touch sensors STM32F302xB STM32F302CB, STM32F302RB, STM32F302VB
STM32F302xC STM32F302CC, STM32F302RC, STM32F302VC
February 2016 DocID025186 Rev 6 1/142

This is information on a product in full production. www.st.com
Contents STM32F302xB STM32F302xC
Contents
1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3 Functional overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.1 ARM® Cortex®-M4 core with FPU with embedded Flash and SRAM . . . 13
3.2 Memory protection unit (MPU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.3 Embedded Flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.4 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.5 Boot modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.6 Cyclic redundancy check (CRC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.7 Power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.7.1 Power supply schemes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.7.2 Power supply supervision . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.7.3 Voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.7.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.8 Interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.9 Clocks and startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3.10 General-purpose input/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.11 Direct memory access (DMA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.12 Interrupts and events . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.12.1 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . 19
3.13 Fast analog-to-digital converter (ADC) . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.13.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.13.2 Internal voltage reference (VREFINT) . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.13.3 VBAT battery voltage monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
3.13.4 OPAMP reference voltage (VREFOPAMP) . . . . . . . . . . . . . . . . . . . . . . 21
3.14 Digital-to-analog converter (DAC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
3.15 Operational amplifier (OPAMP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
3.16 Fast comparators (COMP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
3.17 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.17.1 Advanced timer (TIM1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
2/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Contents
3.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17) . . 23

3.17.3 Basic timer (TIM6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3.17.4 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.17.5 Window watchdog (WWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.17.6 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.18 Real-time clock (RTC) and backup registers . . . . . . . . . . . . . . . . . . . . . . 24
3.19 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.20 Universal synchronous/asynchronous receiver transmitter (USART) . . . 26
3.21 Universal asynchronous receiver transmitter (UART) . . . . . . . . . . . . . . . 26
3.22 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S) . 27
3.23 Controller area network (CAN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
3.24 Universal serial bus (USB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
3.25 Infrared Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.26 Touch sensing controller (TSC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.27 Development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.27.1 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.27.2 Embedded trace macrocell™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
4 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
6 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6.1.2 Typical values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6.1.3 Typical curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6.1.4 Loading capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6.1.5 Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6.1.6 Power supply scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
6.1.7 Current consumption measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
6.3 Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
6.3.2 Operating conditions at power-up / power-down . . . . . . . . . . . . . . . . . . 59
6.3.3 Embedded reset and power control block characteristics . . . . . . . . . . . 59
DocID025186 Rev 6 3/142

4
Contents STM32F302xB STM32F302xC
6.3.4 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

6.3.5 Supply current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
6.3.6 Wakeup time from low-power mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
6.3.7 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
6.3.8 Internal clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
6.3.9 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
6.3.10 Memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
6.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
6.3.12 Electrical sensitivity characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
6.3.13 I/O current injection characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
6.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
6.3.15 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
6.3.16 Timer characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
6.3.17 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
6.3.18 ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
6.3.19 DAC electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
6.3.20 Comparator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
6.3.21 Operational amplifier characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 119
6.3.22 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
6.3.23 VBAT monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123

7.1 LQFP100 – 14 x 14 mm, low-profile quad flat package
information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
7.4 WLCSP100 - 0.4 mm pitch wafer level chip scale package information 132
7.5 Thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
7.5.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
7.5.2 Selecting the product temperature range . . . . . . . . . . . . . . . . . . . . . . 137
8 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
9 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
4/142 DocID025186 Rev 6

STM32F302xB STM32F302xC List of tables
List of tables
Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Table 2. STM32F302xx family device features and peripheral counts . . . . . . . . . . . . . . . . . . . . . . 11
Table 3. External analog supply values for analog peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix . . . . . . . . . . . . . . . . . . . . . 16
Table 5. Timer feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Table 6. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 7. STM32F302xB/STM32F302xC I2C implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 8. USART features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Table 9. STM32F302xB/STM32F302xC SPI/I2S implementation . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 10. Capacitive sensing GPIOs available on STM32F302xB/STM32F302xC devices . . . . . . . 29
Table 11. No. of capacitive sensing channels available on STM32F302xB/STM32F302xC devices . 29
Table 12. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 13. STM32F302xB/STM32F302xC pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Table 14. Alternate functions for port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 15. Alternate functions for port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 16. Alternate functions for port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Table 17. Alternate functions for port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Table 18. Alternate functions for port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Table 19. Alternate functions for port F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 20. STM32F302xB/STM32F302xC memory map, peripheral register boundary addresses . . 52
Table 21. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Table 22. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Table 23. Thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Table 24. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Table 25. Operating conditions at power-up / power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 26. Embedded reset and power control block characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 27. Programmable voltage detector characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Table 28. Embedded internal reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Table 29. Internal reference voltage calibration values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Table 30. Typical and maximum current consumption from VDD supply at VDD = 3.6V . . . . . . . . . . . 62
Table 31. Typical and maximum current consumption from the VDDA supply . . . . . . . . . . . . . . . . . . 63
Table 32. Typical and maximum VDD consumption in Stop and Standby modes. . . . . . . . . . . . . . . . 64
Table 33. Typical and maximum VDDA consumption in Stop and Standby modes. . . . . . . . . . . . . . . 64
Table 34. Typical and maximum current consumption from VBAT supply. . . . . . . . . . . . . . . . . . . . . . 65
Table 35. Typical current consumption in Run mode, code with data processing running from Flash 66
Table 36. Typical current consumption in Sleep mode, code running from Flash or RAM . . . . . . . . . 67
Table 37. Switching output I/O current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Table 38. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Table 39. Low-power mode wakeup timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Table 40. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Table 41. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Table 42. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Table 43. LSE oscillator characteristics (fLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Table 44. HSI oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Table 45. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 46. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Table 47. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Table 48. Flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
DocID025186 Rev 6 5/142

6
List of tables STM32F302xB STM32F302xC
Table 49. EMS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

Table 50. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Table 51. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Table 52. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Table 53. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Table 54. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Table 55. Output voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
Table 56. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
Table 57. NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Table 58. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Table 59. IWDG min/max timeout period at 40 kHz (LSI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Table 60. WWDG min-max timeout value @72 MHz (PCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Table 61. I2C timings specification (see I2C specification, rev.03, June 2007) . . . . . . . . . . . . . . . . . 93
Table 62. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Table 63. SPI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Table 64. I2S characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Table 65. USB startup time. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Table 66. USB DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Table 67. USB: Full-speed electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
Table 68. ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Table 69. Maximum ADC RAIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
Table 70. ADC accuracy - limited test conditions, 100-pin packages . . . . . . . . . . . . . . . . . . . . . . . 106
Table 71. ADC accuracy, 100-pin packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Table 72. ADC accuracy - limited test conditions, 64-pin packages . . . . . . . . . . . . . . . . . . . . . . . . . 110
Table 73. ADC accuracy, 64-pin packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Table 74. ADC accuracy at 1MSPS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
Table 75. DAC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
Table 76. Comparator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Table 77. Operational amplifier characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Table 78. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Table 79. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Table 80. VBAT monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Table 81. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data. . . . . . . . . . . . . 123
Table 82. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data. . . . . . . . . . . . . . 126
Table 83. LQFP48 – 7 x 7 mm, low-profile quad flat package mechanical data. . . . . . . . . . . . . . . . 129
Table 84. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale
package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
Table 85. WLCSP100 recommended PCB design rules (0.4 mm pitch) . . . . . . . . . . . . . . . . . . . . . 134
Table 86. Package thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Table 87. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
Table 88. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
6/142 DocID025186 Rev 6

STM32F302xB STM32F302xC List of figures
List of figures
Figure 1. STM32F302xB/STM32F302xC block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Figure 2. Clock tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 3. Infrared transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 4. STM32F302xB/STM32F302xC LQFP48 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 7. STM32F302xB/STM32F302xC WLCSP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 8. STM32F302xB/STM32F302xC memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Figure 9. Pin loading conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Figure 10. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Figure 11. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Figure 12. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Figure 13. Typical VBAT current consumption (LSE and RTC ON/LSEDRV[1:0] = ’00’) . . . . . . . . . . . 65
Figure 14. High-speed external clock source AC timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Figure 15. Low-speed external clock source AC timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Figure 16. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Figure 17. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Figure 18. HSI oscillator accuracy characterization results for soldered parts . . . . . . . . . . . . . . . . . . 79
Figure 19. TC and TTa I/O input characteristics - CMOS port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Figure 20. TC and TTa I/O input characteristics - TTL port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Figure 21. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port. . . . . . . . . . . . . . . . . 87
Figure 22. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port . . . . . . . . . . . . . . . . . . . 87
Figure 23. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Figure 24. Recommended NRST pin protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Figure 25. I2C bus AC waveforms and measurement circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Figure 26. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Figure 27. SPI timing diagram - slave mode and CPHA = 1(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Figure 28. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Figure 29. I2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Figure 30. I2S master timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Figure 31. USB timings: definition of data signal rise and fall time . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Figure 32. ADC typical current consumption on VDDA pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Figure 33. ADC typical current consumption on VREF+ pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
Figure 34. ADC accuracy characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Figure 35. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Figure 36. 12-bit buffered /non-buffered DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Figure 37. Maximum VREFINT scaler startup time from power down . . . . . . . . . . . . . . . . . . . . . . . . 118
Figure 38. OPAMP voltage noise versus frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Figure 39. LQFP100 – 14 x 14 mm, low-profile quad flat package outline . . . . . . . . . . . . . . . . . . . . 123
Figure 40. LQFP100 – 14 x 14 mm, low-profile quad flat package recommended footprint . . . . . . . 124
Figure 41. LQFP100 – 14 x 14 mm, low-profile quad flat package top view example . . . . . . . . . . . . 125
Figure 42. LQFP64 – 10 x 10 mm, low-profile quad flat package outline . . . . . . . . . . . . . . . . . . . . . 126
Figure 43. LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint . . . . . . . . 127
Figure 44. LQFP64 – 10 x 10 mm, low-profile quad flat package top view example . . . . . . . . . . . . . 128
Figure 45. LQFP48 – 7 x 7 mm, low-profile quad flat package outline . . . . . . . . . . . . . . . . . . . . . . . 129
Figure 46. LQFP48 - 7 x 7 mm, low-profile quad flat package recommended footprint. . . . . . . . . . . 130
Figure 47. LQFP48 - 7 x 7 mm, low-profile quad flat package top view example . . . . . . . . . . . . . . . 131
Figure 48. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale
DocID025186 Rev 6 7/142

8
List of figures STM32F302xB STM32F302xC
package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132

package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Figure 50. WLCSP100, 0.4 mm pitch wafer level chip scale package
top view example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
8/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Introduction
1 Introduction
This datasheet provides the ordering information and mechanical device characteristics of
the STM32F302xB/STM32F302xC microcontrollers.
This STM32F302xB/STM32F302xC datasheet should be read in conjunction with the
STM32F302xx reference manual (RM0365). The reference manual is available from the
STMicroelectronics website www.st.com.
For information on the Cortex®-M4 core with FPU, please refer to:
• Cortex®-M4 with FPU Technical Reference Manual, available from ARM website
www.arm.com.
• STM32F3xxx and STM32F4xxx Cortex®-M4 programming manual (PM0214)
available from our website www.st.com.
DocID025186 Rev 6 9/142

53
Description STM32F302xB STM32F302xC
2 Description
The STM32F302xB/STM32F302xC family is based on the high-performance

ARM® Cortex®-M4 32-bit RISC core with FPU operating at a frequency of up to 72 MHz,
and embedding a floating point unit (FPU), a memory protection unit (MPU) and an
embedded trace macrocell (ETM). The family incorporates high-speed embedded
memories (up to 256 Kbytes of Flash memory, up to 40 Kbytes of SRAM) and an extensive
range of enhanced I/Os and peripherals connected to two APB buses.
The devices offer up to two fast 12-bit ADCs (5 Msps), four comparators, two operational
amplifiers, up to one DAC channel, a low-power RTC, up to five general-purpose 16-bit
timers, one general-purpose 32-bit timer, and one timer dedicated to motor control. They
also feature standard and advanced communication interfaces: up to two I2Cs, up to three
SPIs (two SPIs are with multiplexed full-duplex I2Ss), three USARTs, up to two UARTs, CAN
and USB. To achieve audio class accuracy, the I2S peripherals can be clocked via an
external PLL.
The STM32F302xB/STM32F302xC family operates in the -40 to +85 °C and -40 to +105 °C
temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving
mode allows the design of low-power applications.
The STM32F302xB/STM32F302xC family offers devices in four packages ranging from
48 pins to 100 pins.
The set of included peripherals changes with the device chosen.
10/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Description
Table 2. STM32F302xx family device features and peripheral counts

Peripheral STM32F302Cx STM32F302Rx STM32F302Vx
Flash (Kbytes) 128 256 128 256 128 256

SRAM (Kbytes) on data bus 32 40 32 40 32 40
Advanced
1 (16-bit)
control
Timers General 5 (16-bit)
purpose 1 (32-bit)
Basic 1 (16-bit)
PWM channels (all) (1) 26
PWM channels (except
20
complementary)
SPI (I2S)(2) 3 (2)
2C
I 2
Communication USART 3
interfaces UART 0 2
CAN 1
USB 1
Normal I/Os 45 in LQFP100
20 27
(TC, TTa) 37 in WLCSP100
GPIOs
5-volt tolerant 42 in LQFP100
17 25
I/Os (FT, FTf) 40 in WLCSP100
DMA channels 12
Capacitive sensing channels 17 18 24
12-bit ADCs 2
Number of channels 9 16 17
12-bit DAC channels 1
Analog comparator 4
Operational amplifiers 2
CPU frequency 72 MHz
Operating voltage 2.0 to 3.6 V
Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C
Operating temperature
Junction temperature: - 40 to 125 °C
LQFP100
Packages LQFP48 LQFP64
WLCSP100
1. This total number considers also the PWMs generated on the complementary output channels
2. The SPI interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.
DocID025186 Rev 6 11/142

53
Description STM32F302xB STM32F302xC
Figure 1. STM32F302xB/STM32F302xC block diagram

3RZHU
73,8 (70 9'' 9'',2 WR9
75$'(&/. 6:-7$* 7UDFH7ULJ 9ROWDJHUHJ 966
75$&('>@ 9WR9
2%/
DV$) 038)38
LQWHUIDFH
#9'',2
)ODVK
-7567 )/$6+.%
,EXV
-7', ELWV 325 6XSSO\
-7&.6:&/. &RUWH[0&38 6XSHUYLVLRQ
-7066:',2 'EXV 5HVHW 15(6(7
-7'2 )PD[0+] ,QW 3253'5 9''$
$V$) 966$
%XV0DWUL[
6\VWHP 39'
65$0
19,&
.% #9''$ #9''$
*3'0$ 5&+60+] #9'',2

FKDQQHOV 5&/6
;7$/26& 26&B,1
*3'0$ 3//
0+] 26&B287
FKDQQHOV
,QG:'*.
7HPSVHQVRU $+%3&/. 6WDQGE\
$3%3&/. LQWHUIDFH
ELW$'& 9%$7 9WR9
95() ,) $3%3&/.
95() ELW$'& +&/. #96:
5HVHW
FORFN )&/. ;7$/N+] 26&B,1
FRQWURO 26&B287
86$57&/. %DFNXS
57& 5HJ $17,7$03
,&&/. $:8 %\WH
$'&6$5
%DFNXS
&/.
LQWHUIDFH
$+%GHFRGHU
&5& 7,0(5
3$>@ *3,23257$ ELW3:0 &KDQQHOV(75DV$)
3%>@ *3,23257% 7,0(5 &KDQQHOV(75DV$)
3&>@ *3,23257& 7,0(5 &KDQQHOV(75DV$)

$3%)PD[ 0+]
3'>@ *3,23257'
026,6'0,62H[WB6'
63,,6 6&.&.166:60&/.DV$)
3(>@ *3,23257(
63,,6 026,6'0,62H[WB6'
*3,23257) 6&.&.166:60&/.DV$)
3)>@
86$57 5;7;&76576DV$)
86$57 5;7;&76576DV$)
;;*URXSVRI 7RXFK6HQVLQJ
FKDQQHOVDV$) &RQWUROOHU
8$57 5;7;DV$)
$+% $+%
8$57 5;7;DV$)
$3% $3%
,& 6&/6'$60%$DV$)
(;7,7
;;$) ,& 6&/6'$60%$DV$)
:.83
:LQ:$7&+'2*
E[&$1
&KDQQHOV&RPS %65$0 &$17;&$15;
&KDQQHO%5.DV$) 7,0(5 86%65$0%
$3%IPD[ 0+]
86%)6 86%B'386%B'0
&KDQQHO&RPS 7,0(5
&KDQQHO%5.DV$)
&KDQQHO&RPS 7,0(5 ,) ELW'$&
7,0(5 '$&B&+DV$)
&KDQQHO%5.DV$)
#9''$
&KDQQHOV 6<6&)*&7/
,17(5)$&(
7,0(53:0
&RPSFKDQQHOV 2S$PS ,1[[287[[
(75%5.DV$)
#9''$ 2S$PS ,1[[287[[
026,0,62 63,
6&.166DV$) *3&RPSDUDWRU
*3&RPSDUDWRU #9''$
5;7;&76576 86$57
*3&RPSDUDWRU
6PDUW&DUGDV$)
*3&RPSDUDWRU
;[,QV287VDV$)
06Y9
1. AF: alternate function on I/O pins.
12/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Functional overview
3 Functional overview
3.1 ARM® Cortex®-M4 core with FPU with embedded Flash and
SRAM
The ARM Cortex-M4 processor with FPU is the latest generation of ARM processors for
embedded systems. It was developed to provide a low-cost platform that meets the needs of
MCU implementation, with a reduced pin count and low-power consumption, while
delivering outstanding computational performance and an advanced response to interrupts.
The ARM Cortex-M4 32-bit RISC processor with FPU features exceptional code-efficiency,
delivering the high-performance expected from an ARM core in the memory size usually
associated with 8- and 16-bit devices.
The processor supports a set of DSP instructions which allow efficient signal processing and
complex algorithm execution.
Its single precision FPU speeds up software development by using metalanguage
development tools, while avoiding saturation.
With its embedded ARM core, the STM32F302xB/STM32F302xC family is compatible with
all ARM tools and software.
Figure 1 shows the general block diagram of the STM32F302xB/STM32F302xC family
devices.
3.2 Memory protection unit (MPU)

The memory protection unit (MPU) is used to separate the processing of tasks from the data
protection. The MPU can manage up to 8 protection areas that can all be further divided up
into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes
of addressable memory.
The memory protection unit is especially helpful for applications where some critical or
certified code has to be protected against the misbehavior of other tasks. It is usually
managed by an RTOS (real-time operating system). If a program accesses a memory
location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS
environment, the kernel can dynamically update the MPU area setting, based on the
process to be executed.
The MPU is optional and can be bypassed for applications that do not need it.
3.3 Embedded Flash memory

All STM32F302xB/STM32F302xC devices feature up to 256 Kbytes of embedded Flash
memory available for storing programs and data. The Flash memory access time is adjusted
to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz
and 2 wait states above).
DocID025186 Rev 6 13/142

53
Functional overview STM32F302xB STM32F302xC
3.4 Embedded SRAM

STM32F302xB/STM32F302xC devices feature up to 40 Kbytes of embedded SRAM with
hardware parity check on first 16 Kbytes of SRAM. The memory can be accessed in
read/write at CPU clock speed with 0 wait states.
3.5 Boot modes

At startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:
• Boot from user Flash
• Boot from system memory
• Boot from embedded SRAM
The boot loader is located in the system memory. It is used to reprogram the Flash memory
by using USART1 (PA9/PA10), USART2 (PD5/PD6) or USB (PA11/PA12) through DFU
(device firmware upgrade).
3.6 Cyclic redundancy check (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a
configurable generator polynomial value and size.
Among other applications, CRC-based techniques are used to verify data transmission or
storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of
verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of
the software during runtime, to be compared with a reference signature generated at
linktime and stored at a given memory location.
14/142 DocID025186 Rev 6

3.7 Power management
3.7.1 Power supply schemes

• VSS, VDD = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is
provided externally through VDD pins.
• VSSA, VDDA = 2.0 to 3.6 V: external analog power supply for ADC, DAC, comparators
operational amplifiers, reset blocks, RCs and PLL. The minimum voltage to be applied
to VDDA differs from one analog peripheral to another. Table 3 provides the summary of
the VDDA ranges for analog peripherals. The VDDA voltage level must be always
greater or equal to the VDD voltage level and must be provided first.
• VBAT = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and
backup registers (through power switch) when VDD is not present.
Table 3. External analog supply values for analog peripherals

Analog peripheral Minimum VDDA supply Maximum VDDA supply
ADC / COMP 2.0 V 3.6 V

DAC / OPAMP 2.4 V 3.6V
3.7.2 Power supply supervision

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits.
They are always active, and ensure proper operation above a threshold of 2 V. The device
remains in reset mode when the monitored supply voltage is below a specified threshold,
VPOR/PDR, without the need for an external reset circuit.
• The POR monitors only the VDD supply voltage. During the startup phase it is required
that VDDA should arrive first and be greater than or equal to VDD.
• The PDR monitors both the VDD and VDDA supply voltages, however the VDDA power
supply supervisor can be disabled (by programming a dedicated Option bit) to reduce
the power consumption if the application design ensures that VDDA is higher than or
equal to VDD.
The device features an embedded programmable voltage detector (PVD) that monitors the
VDD power supply and compares it to the VPVD threshold. An interrupt can be generated
when VDD drops below the VPVD threshold and/or when VDD is higher than the VPVD
threshold. The interrupt service routine can then generate a warning message and/or put
the MCU into a safe state. The PVD is enabled by software.
3.7.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR), and power-down.
• The MR mode is used in the nominal regulation mode (Run)
• The LPR mode is used in Stop mode.
• The power-down mode is used in Standby mode: the regulator output is in high
impedance, and the kernel circuitry is powered down thus inducing zero consumption.
The voltage regulator is always enabled after reset. It is disabled in Standby mode.
DocID025186 Rev 6 15/142

53
3.7.4 Low-power modes

The STM32F302xB/STM32F302xC supports three low-power modes to achieve the best
compromise between low-power consumption, short startup time and available wakeup
sources:
• Sleep mode
In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can
wake up the CPU when an interrupt/event occurs.
• Stop mode
Stop mode achieves the lowest power consumption while retaining the content of
SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC
and the HSE crystal oscillators are disabled. The voltage regulator can also be put
either in normal or in low-power mode.
The device can be woken up from Stop mode by any of the EXTI line. The EXTI line
source can be one of the 16 external lines, the PVD output, the USB wakeup, the RTC
alarm, COMPx, I2Cx or U(S)ARTx.
• Standby mode
The Standby mode is used to achieve the lowest power consumption. The internal
voltage regulator is switched off so that the entire 1.8 V domain is powered off. The
PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering
Standby mode, SRAM and register contents are lost except for registers in the Backup
domain and Standby circuitry.
The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a
rising edge on the WKUP pin or an RTC alarm occurs.
Note: The RTC, the IWDG and the corresponding clock sources are not stopped by entering Stop
or Standby mode.
3.8 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous
communication between peripherals, saving CPU resources thus power supply
consumption. In addition, these hardware connections allow fast and predictable latency.
Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix

Interconnect
Interconnect source Interconnect action
destination
TIMx Timers synchronization or chaining

ADCx
Conversion triggers
TIMx DAC1
DMA Memory to memory transfer trigger
Compx Comparator output blanking
COMPx TIMx Timer input: OCREF_CLR input, input capture
ADCx TIMx Timer triggered by analog watchdog
16/142 DocID025186 Rev 6

Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix (continued)

Interconnect
Interconnect source Interconnect action
destination
GPIO
RTCCLK Clock source used as input channel for HSI and
TIM16
HSE/32 LSI calibration
MC0
CSS
CPU (hard fault)
TIM1,
COMPx Timer break
TIM15, 16, 17
PVD
GPIO
TIMx External trigger, timer break
GPIO ADCx
Conversion external trigger
DAC1
DAC1 COMPx Comparator inverting input
Note: For more details about the interconnect actions, please refer to the corresponding sections
in the reference manual (RM0365.
3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is
selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in
which case it is monitored for failure. If failure is detected, the system automatically switches
back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full
interrupt management of the PLL clock entry is available when necessary (for example with
failure of an indirectly used external oscillator).
Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and
the low speed APB (APB1) domains. The maximum frequency of the AHB and the high
speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed
APB domain is 36 MHz.
DocID025186 Rev 6 17/142

53
Figure 2. Clock tree

)/,7)&/.
WR)ODVKSURJUDPPLQJLQWHUIDFH
+6,
6<6&/. WR,&[[
,665&
6<6&/.
WR,6[[

,6B&.,1 ([WFORFN
86%
SUHVFDOHU 86%&/.
0+] +6, WR86%LQWHUIDFH
+6,5&

+&/. WR$+%EXVFRUH
PHPRU\DQG'0$
3//65& 6: WRFRUWH[6\VWHPWLPHU
3//08/
+6, )+&/.&RUWH[IUHH
3// 3//&/. $+%
$+% $3% UXQQLQJFORFN
3&/.
[[ SUHVFDOHU SUHVFDOHU WR$3%SHULSKHUDOV
[
+6(
6<6&/.
&66 ,I$3%SUHVFDOHU WR7,0

[HOVH[

3&/.
26&B287 6<6&/. WR86$57[[

0+] +6,
+6(26& /6(
26&B,1
$3%
3&/.
SUHVFDOHU WR$3%SHULSKHUDOV

26&B,1 57&&/. WR57&
/6(26&

N+] /6( ,I$3%SUHVFDOHU
26&B287 WR7,0
[HOVH[
57&6(/>@
3&/.
/6,5& /6, ,:'*&/. 6<6&/. WR86$57
N+] WR,:'* +6,
/6(
3//&/. [ 7,0
+6,
0&2 /6,
+6( $'&
6<6&/. 3UHVFDOHU
0&2 WR$'&[\
0DLQFORFN [\
RXWSXW
$'&
3UHVFDOHU

069
18/142 DocID025186 Rev 6

3.10 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as
input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the
GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current
capable except for analog inputs.
The I/Os alternate function configuration can be locked if needed following a specific
sequence in order to avoid spurious writing to the I/Os registers.
Fast I/O handling allows I/O toggling up to 36 MHz.
3.11 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-
memory and memory-to-peripheral transfers. The DMA controller supports circular buffer
management, avoiding the generation of interrupts when the controller reaches the end of
the buffer.
Each of the 12 DMA channels is connected to dedicated hardware DMA requests, with
software trigger support for each channel. Configuration is done by software and transfer
sizes between source and destination are independent.
The DMA can be used with the main peripherals: SPI, I2C, USART, general-purpose timers,
DAC and ADC.
3.12 Interrupts and events
3.12.1 Nested vectored interrupt controller (NVIC)

The STM32F302xB/STM32F302xC devices embed a nested vectored interrupt controller
(NVIC) able to handle up to 66 maskable interrupt channels and 16 priority levels.
The NVIC benefits are the following:
• Closely coupled NVIC gives low latency interrupt processing
• Interrupt entry vector table address passed directly to the core
• Closely coupled NVIC core interface
• Allows early processing of interrupts
• Processing of late arriving higher priority interrupts
• Support for tail chaining
• Processor state automatically saved
• Interrupt entry restored on interrupt exit with no instruction overhead
The NVIC hardware block provides flexible interrupt management features with minimal
interrupt latency.
DocID025186 Rev 6 19/142

53
3.13 Fast analog-to-digital converter (ADC)

Two fast analog-to-digital converters 5 MSPS, with selectable resolution between 12 and 6
bit, are embedded in the STM32F302xB/STM32F302xC family devices. The ADCs have up
to 17 external channels (5 channels multiplexed between ADC1 and ADC2). Channels can
be configured to be either single-ended input or differential input. The ADCs can perform
conversions in single-shot or scan modes. In scan mode, automatic conversion is performed
on a selected group of analog inputs.
The ADCs have also internal channels: Temperature sensor connected to ADC1 channel
16, VBAT/2 connected to ADC1 channel 17, Voltage reference VREFINT connected to the 2
ADCs channel 18, VREFOPAMP1 connected to ADC1 channel 15 and VREFOPAMP2
connected to ADC2 channel 17.
Additional logic functions embedded in the ADC interface allow:
• Simultaneous sample and hold
• Interleaved sample and hold
• Single-shunt phase current reading techniques.
The ADC can be served by the DMA controller. 3 analog watchdogs per ADC are available.
An analog watchdog feature allows very precise monitoring of the converted voltage of one,
some or all selected channels. An interrupt is generated when the converted voltage is
outside the programmed thresholds.
The events generated by the general-purpose timers and the advanced-control timer (TIM1)
can be internally connected to the ADC start trigger and injection trigger, respectively, to
allow the application to synchronize A/D conversion and timers.
3.13.1 Temperature sensor

The temperature sensor (TS) generates a voltage VSENSE that varies linearly with
temperature.
The temperature sensor is internally connected to the ADC1_IN16 input channel which is
used to convert the sensor output voltage into a digital value.
The sensor provides good linearity but it has to be calibrated to obtain good overall
accuracy of the temperature measurement. As the offset of the temperature sensor varies
from chip to chip due to process variation, the uncalibrated internal temperature sensor is
suitable for applications that detect temperature changes only.
To improve the accuracy of the temperature sensor measurement, each device is
individually factory-calibrated by ST. The temperature sensor factory calibration data are
stored by ST in the system memory area, accessible in read-only mode.
3.13.2 Internal voltage reference (VREFINT)

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the
ADC and Comparators. VREFINT is internally connected to the ADCx_IN18, x=1...2 input
channel. The precise voltage of VREFINT is individually measured for each part by ST during
production test and stored in the system memory area. It is accessible in read-only mode.
20/142 DocID025186 Rev 6

3.13.3 VBAT battery voltage monitoring

This embedded hardware feature allows the application to measure the VBAT battery voltage
using the internal ADC channel ADC1_IN17. As the VBAT voltage may be higher than VDDA,
and thus outside the ADC input range, the VBAT pin is internally connected to a bridge
divider by 2. As a consequence, the converted digital value is half the VBAT voltage.
3.13.4 OPAMP reference voltage (VREFOPAMP)

Every OPAMP reference voltage can be measured using a corresponding ADC internal
channel: VREFOPAMP1 connected to ADC1 channel 15, VREFOPAMP2 connected to
ADC2 channel 17.
3.14 Digital-to-analog converter (DAC)

A single 12-bit buffered DAC channel can be used to convert digital signals into analog
voltage signal outputs. The chosen design structure is composed of integrated resistor
strings and an amplifier in inverting configuration.
This digital interface supports the following features:
• One DAC output channel
• 8-bit or 10-bit monotonic output
• Left or right data alignment in 12-bit mode
• Noise-wave generation
• Triangular-wave generation
• DMA capability
• External triggers for conversion
3.15 Operational amplifier (OPAMP)

The STM32F302xB/STM32F302xC embeds two operational amplifiers with external or
internal follower routing and PGA capability (or even amplifier and filter capability with
external components). When an operational amplifier is selected, an external ADC channel
is used to enable output measurement.
The operational amplifier features:
• 8.2 MHz bandwidth
• 0.5 mA output capability
• Rail-to-rail input/output
• In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.
3.16 Fast comparators (COMP)

The STM32F302xB/STM32F302xC devices embed four fast rail-to-rail comparators with
programmable reference voltage (internal or external), hysteresis and speed (low speed for
low-power) and with selectable output polarity.
DocID025186 Rev 6 21/142

53
The reference voltage can be one of the following:

• External I/O
• DAC output pin
• Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to Table 28: Embedded
internal reference voltage on page 61 for the value and precision of the internal
reference voltage.
All comparators can wake up from STOP mode, generate interrupts and breaks for the
timers and can be also combined per pair into a window comparator
3.17 Timers and watchdogs

The STM32F302xB/STM32F302xC includes one advanced control timer, up to six general-
purpose timers, one basic timer, two watchdog timers and a SysTick timer. The table below
compares the features of the advanced control, general purpose and basic timers.
Table 5. Timer feature comparison

DMA Capture/
Counter Counter Prescaler Complementary
Timer type Timer request compare
resolution type factor outputs
generation Channels
Any integer
Up, Down,
Advanced TIM1 16-bit between 1 Yes 4 Yes
Up/Down
and 65536
Any integer
General- Up, Down,
TIM2 32-bit between 1 Yes 4 No
purpose Up/Down
and 65536
Any integer
General- Up, Down,
TIM3, TIM4 16-bit between 1 Yes 4 No
purpose Up/Down
and 65536
Any integer
General-
TIM15 16-bit Up between 1 Yes 2 1
purpose
and 65536
Any integer
General-
TIM16, TIM17 16-bit Up between 1 Yes 1 1
purpose
and 65536
Any integer
Basic TIM6 16-bit Up between 1 Yes 0 No
and 65536
Note: TIM1/8 can have PLL as clock source, and therefore can be clocked at 144 MHz.
22/142 DocID025186 Rev 6

3.17.1 Advanced timer (TIM1)

The advanced-control timer, TIM1, can be seen as a three-phase PWM multiplexed on six
channels. It has a complementary PWM output with programmable inserted dead-times. It
can also be seen as a complete general-purpose timer. The four independent channels can
be used for:
• Input capture
• Output compare
• PWM generation (edge or center-aligned modes) with full modulation capability (0-
100%)
• One-pulse mode output
In debug mode, the advanced-control timer counter can be frozen and the PWM outputs
disabled to turn off any power switches driven by these outputs.
Many features are shared with those of the general-purpose TIM timers (described in
Section 3.17.2 using the same architecture, so the advanced-control timers can work
together with the TIM timers via the Timer Link feature for synchronization or event chaining.
3.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to six synchronizable general-purpose timers embedded in the
STM32F302xB/STM32F302xC (see Table 5 for differences). Each general-purpose timer
can be used to generate PWM outputs, or act as a simple time base.
• TIM2, 3, and TIM4
These are full-featured general-purpose timers:
– TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
– TIM3 and 4 have 16-bit auto-reload up/downcounters and 16-bit prescalers.
These timers all feature 4 independent channels for input capture/output compare,
PWM or one-pulse mode output. They can work together, or with the other general-
purpose timers via the Timer Link feature for synchronization or event chaining.
The counters can be frozen in debug mode.
All have independent DMA request generation and support quadrature encoders.
• TIM15, 16 and 17
These three timers general-purpose timers with mid-range features:
They have 16-bit auto-reload upcounters and 16-bit prescalers.
– TIM15 has 2 channels and 1 complementary channel
– TIM16 and TIM17 have 1 channel and 1 complementary channel
All channels can be used for input capture/output compare, PWM or one-pulse mode
output.
The timers can work together via the Timer Link feature for synchronization or event
chaining. The timers have independent DMA request generation.
The counters can be frozen in debug mode.
3.17.3 Basic timer (TIM6)

This timer is mainly used for DAC trigger generation. It can also be used as a generic 16-bit
time base.
DocID025186 Rev 6 23/142

53
3.17.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is
clocked from an independent 40 kHz internal RC and as it operates independently from the
main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog
to reset the device when a problem occurs, or as a free running timer for application timeout
management. It is hardware or software configurable through the option bytes. The counter
can be frozen in debug mode.
3.17.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It
can be used as a watchdog to reset the device when a problem occurs. It is clocked from
the main clock. It has an early warning interrupt capability and the counter can be frozen in
debug mode.
3.17.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard
down counter. It features:
• A 24-bit down counter
• Autoreload capability
• Maskable system interrupt generation when the counter reaches 0.
• Programmable clock source
3.18 Real-time clock (RTC) and backup registers

The RTC and the 16 backup registers are supplied through a switch that takes power from
either the VDD supply when present or the VBAT pin. The backup registers are sixteen 32-bit
registers used to store 64 bytes of user application data when VDD power is not present.
They are not reset by a system or power reset, or when the device wakes up from Standby
mode.
The RTC is an independent BCD timer/counter.It supports the following features:
• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date,
month, year, in BCD (binary-coded decimal) format.
• Reference clock detection: a more precise second source clock (50 or 60 Hz) can be
used to enhance the calendar precision.
• Automatic correction for 28, 29 (leap year), 30 and 31 days of the month.
• Two programmable alarms with wake up from Stop and Standby mode capability.
• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to
synchronize it with a master clock.
• Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal
inaccuracy.
• Three anti-tamper detection pins with programmable filter. The MCU can be woken up
from Stopand Standby modes on tamper event detection.
• Timestamp feature which can be used to save the calendar content. This function can
be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be
woken up from Stop and Standby modes on timestamp event detection.
24/142 DocID025186 Rev 6

• 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY
capability.
The RTC clock sources can be:
• A 32.768 kHz external crystal
• A resonator or oscillator
• The internal low-power RC oscillator (typical frequency of 40 kHz)
• The high-speed external clock divided by 32.
3.19 Inter-integrated circuit interface (I2C)

Up to two I2C bus interfaces can operate in multimaster and slave modes. They can support
standard (up to 100 KHz), fast (up to 400 KHz) and fast mode + (up to 1 MHz) modes.
Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses
(2 addresses, 1 with configurable mask). They also include programmable analog and
digital noise filters.
Table 6. Comparison of I2C analog and digital filters

Analog filter Digital filter
Pulse width of Programmable length from 1 to 15

50 ns
suppressed spikes I2C peripheral clocks
1. Extra filtering capability vs.
Benefits Available in Stop mode standard requirements.
2. Stable length
Wakeup from Stop on address
Variations depending on
Drawbacks match is not available when digital
temperature, voltage, process
filter is enabled.
In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability,
Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and
ALERT protocol management. They also have a clock domain independent from the CPU
clock, allowing the I2Cx (x=1,2) to wake up the MCU from Stop mode on address match.
The I2C interfaces can be served by the DMA controller.
Refer to Table 7 for the features available in I2C1 and I2C2.
Table 7. STM32F302xB/STM32F302xC I2C implementation

I2C features(1) I2C1 I2C2
7-bit addressing mode X X

10-bit addressing mode X X
Standard mode (up to 100 kbit/s) X X
Fast mode (up to 400 kbit/s) X X
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s) X X
Independent clock X X
DocID025186 Rev 6 25/142

53
Table 7. STM32F302xB/STM32F302xC I2C implementation (continued)

I2C features(1) I2C1 I2C2
SMBus X X
Wakeup from STOP X X
1. X = supported.
3.20 Universal synchronous/asynchronous receiver transmitter

(USART)
The STM32F302xB/STM32F302xC devices have three embedded universal
synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3).
The USART interfaces are able to communicate at speeds of up to 9 Mbits/s.
They provide hardware management of the CTS and RTS signals, they support IrDA SIR
ENDEC, the multiprocessor communication mode, the single-wire half-duplex
communication mode and have LIN Master/Slave capability. The USART interfaces can be
served by the DMA controller.
3.21 Universal asynchronous receiver transmitter (UART)

The STM32F302xB/STM32F302xC devices have 2 embedded universal asynchronous
receiver transmitters (UART4, and UART5). The UART interfaces support IrDA SIR
ENDEC, multiprocessor communication mode and single-wire half-duplex communication
mode. The UART4 interface can be served by the DMA controller.
Refer to Table 8 for the features available in all U(S)ART interfaces.
Table 8. USART features

USART modes/features(1) USART1 USART2 USART3 UART4 UART5
Hardware flow control for modem X X X - -

Continuous communication using DMA X X X X -
Multiprocessor communication X X X X X
Synchronous mode X X X - -
Smartcard mode X X X - -
Single-wire half-duplex communication X X X X X
IrDA SIR ENDEC block X X X X X
LIN mode X X X X X
Dual clock domain and wakeup from Stop mode X X X X X
Receiver timeout interrupt X X X X X
Modbus communication X X X X X
Auto baud rate detection X X X - -
Driver Enable X X X - -
1. X = supported.
26/142 DocID025186 Rev 6

3.22 Serial peripheral interface (SPI)/Inter-integrated sound

interfaces (I2S)
Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in
full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode
frequencies and the frame size is configurable from 4 bits to 16 bits.
Two standard I2S interfaces (multiplexed with SPI2 and SPI3) supporting four different
audio standards can operate as master or slave at half-duplex and full duplex
communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit
or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency
from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When
operating in master mode it can output a clock for an external audio component at 256 times
the sampling frequency.
Refer to Table 9 for the features available in SPI1, SPI2 and SPI3.
Table 9. STM32F302xB/STM32F302xC SPI/I2S implementation

SPI features(1) SPI1 SPI2 SPI3
Hardware CRC calculation X X X

Rx/Tx FIFO X X X
NSS pulse mode X X X
I2S mode - X X
TI mode X X X
1. X = supported.
3.23 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It
can receive and transmit standard frames with 11-bit identifiers as well as extended frames
with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and
14 scalable filter banks.
3.24 Universal serial bus (USB)

The STM32F302xB/STM32F302xC devices embed an USB device peripheral compatible
with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s)
function interface. It has software-configurable endpoint setting and suspend/resume
support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock
source must use a HSE crystal oscillator). The USB has a dedicated 512-bytes SRAM
memory for data transmission and reception.
DocID025186 Rev 6 27/142

53
3.25 Infrared Transmitter

The STM32F302xB/STM32F302xC devices provide an infrared transmitter solution. The
solution is based on internal connections between TIM16 and TIM17 as shown in the figure
below.
TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be
sent. The infrared output signal is available on PB9 or PA13.
To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must
be properly configured to generate correct waveforms. All standard IR pulse modulation
modes can be obtained by programming the two timers output compare channels.
Figure 3. Infrared transmitter
7,0(5 2&
IRUHQYHORS 3%3$
7,0(5 2&
IRUFDUULHU
06Y9
3.26 Touch sensing controller (TSC)

The STM32F302xB/STM32F302xC devices provide a simple solution for adding capacitive
sensing functionality to any application. These devices offer up to 24 capacitive sensing
channels distributed over 8 analog I/O groups.
Capacitive sensing technology is able to detect the presence of a finger near a sensor which
is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation
introduced by the finger (or any conductive object) is measured using a proven
implementation based on a surface charge transfer acquisition principle. It consists of
charging the sensor capacitance and then transferring a part of the accumulated charges
into a sampling capacitor until the voltage across this capacitor has reached a specific
threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the
hardware touch sensing controller and only requires few external components to operate.
The touch sensing controller is fully supported by the STMTouch touch sensing firmware
library which is free to use and allows touch sensing functionality to be implemented reliably
in the end application.
28/142 DocID025186 Rev 6

Table 10. Capacitive sensing GPIOs available on STM32F302xB/STM32F302xC

devices
Capacitive sensing Pin Capacitive sensing Pin
Group Group
signal name name signal name name
TSC_G1_IO1 PA0 TSC_G5_IO1 PB3

1 5
2 6
TSC_G3_IO1 PC5 TSC_G7_IO1 PE2
TSC_G3_IO2 PB0 TSC_G7_IO2 PE3
3 7
TSC_G4_IO1 PA9 TSC_G8_IO1 PD12
4 8
Table 11. No. of capacitive sensing channels available on

STM32F302xB/STM32F302xC devices
Number of capacitive sensing channels
Analog I/O group
STM32F302Vx STM32F302Rx STM32F302Cx
G1 3 3 3
G2 3 3 3
G3 3 3 2
G4 3 3 3
G5 3 3 3
G6 3 3 3
G7 3 0 0
G8 3 0 0
Number of capacitive
24 18 17
sensing channels
DocID025186 Rev 6 29/142

53
3.27 Development support
3.27.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug
port that enables either a serial wire debug or a JTAG probe to be connected to the target.
The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a
specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.
3.27.2 Embedded trace macrocell™

The ARM embedded trace macrocell provides a greater visibility of the instruction and data
flow inside the CPU core by streaming compressed data at a very high rate from the
STM32F302xB/STM32F302xC through a small number of ETM pins to an external
hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using
a high-speed channel. Real-time instruction and data flow activity can be recorded and then
formatted for display on the host computer running debugger software. TPA hardware is
commercially available from common development tool vendors. It operates with third party
debugger software tools.
30/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Pinouts and pin description
4 Pinouts and pin description
Figure 4. STM32F302xB/STM32F302xC LQFP48 pinout
%227
3$
3$
9''
966
3%
3%
3%
3%
3%
3%
3%

9%$7 9''
3& 966
3&26&B,1 3$
3&26&B287 3$
3)26&B,1 3$
3)26&B287 3$
/4)3
1567 3$
966$95() 3$
9''$ 3%
3$ 3%
3$ 3%
3$ 3%

3$
3$
3$
3$
3$
3%
3%
3%
966
9''
3%
3%
06Y9
DocID025186 Rev 6 31/142

53
Pinouts and pin description STM32F302xB STM32F302xC
%227
3'
3&
3&
3&
3$
3$
9''
966
3%
3%
3%
3%
3%
3%
3%

9%$7 9''
3& 966
3&26&B,1 3$
3&26&B287 3$
3)26&B,1 3$
3)26&B287 3$
1567 3$
3& 3$
3& /4)3 3&
3& 3&
3& 3&
966$95() 3&
9''$ 3%
3$ 3%
3$ 3%
3$ 3%

3$
966
3$
3$
3$
3$
3&
3&
3%
3%
3%
3%
3%
9''
966
9''
069
32/142 DocID025186 Rev 6

%227
3&
3&
3&
3$
3$
3'
3'
3'
3'
3'
3'
3'
3'
3(
3(
3%
3%
3%
3%
3%
3%
3%
966
9''

3( 9''
3( 966
3( 3)
3( 3$
3( 3$
9%$7 3$
3& 3$
3&26&B,1 3$
3&26&B287 3$
3) 3&
3) 3&
3)26&B,1 3&
3)26&B287 /4)3 3&
1567 3'
3& 3'
3& 3'
3& 3'
3& 3'
3) 3'
966$95() 3'
95() 3'
9''$ 3%
3$ 3%
3$ 3%
3$ 3%

9''
9''
966
3$
3$
3$
3$
3$
3&
3&
3(
3(
3(
3(
3(
3%
3%
3%
3%
3(
3(
3(
3)
3(
3%
069
DocID025186 Rev 6 33/142

53
Figure 7. STM32F302xB/STM32F302xC WLCSP100 pinout

$ 966 966 3& 3' 3% 3% %227 3( 9'' 9''
% 966 3$ 3' 3' 3% 3% 3( 9'' 3( 9''
& 3) 3$ 3' 3' 3% 3&

3% 966 3( 3&
26&,1
' 3$ 9'' 3& 3' 3% 3( 3( 9%$7 3& 3)
26&287
( 3$ 3$ 3$ 3& 3$ 3( 3( 3) 1567 3)
) 3) 3)
3& 3& 3& 3& 3$ 3& 3$ 3(
26&287 26&,1
* 3' 3' 3' 3' 3( 3& 3$ 3& 3& 3&
+ 3' 3' 3' 3% 3( 3$ 3$ 966$ 3$ 3&
- 966 3$ 95() 3$

3% 3% 3% 9'' 3% 9''$
. 966 3% 3% 3%

966 3% 3$ 9'' 966 966
06Y9
34/142 DocID025186 Rev 6

Table 12. Legend/abbreviations used in the pinout table

Name Abbreviation Definition
Unless otherwise specified in brackets below the pin name, the pin function
Pin name
during and after reset is the same as the actual pin name
S Supply pin
Pin type I Input only pin
I/O Input / output pin
FT 5 V tolerant I/O
FTf 5 V tolerant I/O, FM+ capable
TTa 3.3 V tolerant I/O directly connected to ADC
I/O structure
TC Standard 3.3V I/O
B Dedicated BOOT0 pin
RST Bidirectional reset pin with embedded weak pull-up resistor
Unless otherwise specified by a note, all I/Os are set as floating inputs during
Notes
and after reset
Alternate
Functions selected through GPIOx_AFR registers
functions
Pin
functions Additional
Functions directly selected/enabled through peripheral registers
functions
DocID025186 Rev 6 35/142

53
Table 13. STM32F302xB/STM32F302xC pin definitions

Pin number Pin functions
I/O structure
Pin name
Pin type
WLCSP100
Notes
(function
LQFP100
LQFP64
LQFP48
after Alternate functions Additional functions

reset)
TRACECK, TIM3_CH1,
D6 1 - - PE2 I/O FT (1) -
TSC_G7_IO1, EVENTOUT
TRACED0, TIM3_CH2,
D7 2 - - PE3 I/O FT (1) -
TRACED1, TIM3_CH3,
C8 3 - - PE4 I/O FT (1) -
TRACED2, TIM3_CH4,
B9 4 - - PE5 I/O FT (1) -
E7 5 - - PE6 I/O FT (1) TRACED3, EVENTOUT WKUP3, RTC_TAMP3
D8 6 1 1 VBAT S - - Backup power supply
WKUP2, RTC_TAMP1,
C9 7 2 2 PC13(2) I/O TC - TIM1_CH1N
RTC_TS, RTC_OUT
PC14(2)
C10 8 3 3 OSC32_IN I/O TC - - OSC32_IN
(PC14)
PC15(2)
OSC32_
D9 9 4 4 I/O TC - - OSC32_OUT
OUT
(PC15)
TIM15_CH1, SPI2_SCK,
D10 10 - - PF9 I/O FT (1) -
EVENTOUT
TIM15_CH2, SPI2_SCK,
E10 11 - - PF10 I/O FT (1) -
EVENTOUT
PF0-
F10 12 5 5 OSC_IN I/O FTf - TIM1_CH3N, I2C2_SDA, OSC_IN
(PF0)
PF1-
F9 13 6 6 OSC_OUT I/O FTf - I2C2_SCL OSC_OUT
(PF1)
RS
E9 14 7 7 NRST I/O Device reset input / internal reset output (active low)
T
G10 15 8 - PC0 I/O TTa (1) EVENTOUT ADC12_IN6
(1)
G9 16 9 - PC1 I/O TTa EVENTOUT ADC12_IN7
(1)
G8 17 10 - PC2 I/O TTa EVENTOUT ADC12_IN8
H10 18 11 - PC3 I/O TTa (1) TIM1_BKIN2, EVENTOUT ADC12_IN9
E8 19 - - PF2 I/O TTa (1) EVENTOUT ADC12_IN10
36/142 DocID025186 Rev 6

Table 13. STM32F302xB/STM32F302xC pin definitions (continued)

I/O structure
Pin name
Pin type
WLCSP100
Notes
(function
LQFP100
LQFP64
LQFP48
reset)
VSSA/
H8 20 12 8 S - - Analog ground/Negative reference voltage
VREF-
J8 21 - - VREF+(3) S - - Positive reference voltage
J10 22 - - VDDA S - - Analog power supply
VDDA/
- - 13 9 S - - Analog power supply/Positive reference voltage
VREF+
USART2_CTS,
TIM2_CH1_ETR, ADC1_IN1, COMP1_INM,
H9 23 14 10 PA0 I/O TTa -
TSC_G1_IO1, COMP1_OUT, RTC_ TAMP2, WKUP1
EVENTOUT
USART2_RTS_DE,
TIM2_CH2, TSC_G1_IO2, ADC1_IN2, COMP1_INP,
J9 24 15 11 PA1 I/O TTa -
TIM15_CH1N, RTC_REFIN, OPAMP1_VINP
EVENTOUT
USART2_TX, TIM2_CH3,
ADC1_IN3, COMP2_INM,
F7 25 16 12 PA2 I/O TTa (4) TIM15_CH1, TSC_G1_IO3,
OPAMP1_VOUT
COMP2_OUT, EVENTOUT
USART2_RX, TIM2_CH4, ADC1_IN4, OPAMP1_VINP,
G7 26 17 13 PA3 I/O TTa - TIM15_CH2, TSC_G1_IO4, COMP2_INP,
EVENTOUT OPAMP1_VINM
- 27 18 - PF4 I/O TTa (1) COMP1_OUT, EVENTOUT ADC1_IN5
K8 28 19 - VDD S - - - -
SPI1_NSS,
ADC2_IN1, DAC1_OUT1,
(4) SPI3_NSS,I2S3_WS,
J7 29 20 14 PA4 I/O TTa COMP1_INM, COMP2_INM,
USART2_CK, TSC_G2_IO1,
COMP4_INM, COMP6_INM
TIM3_CH2, EVENTOUT
ADC2_IN2
OPAMP1_VINP,
SPI1_SCK, TIM2_CH1_ETR,
H7 30 21 15 PA5 I/O TTa (4) OPAMP2_VINM
COMP1_INM, COMP2_INM,
COMP4_INM, COMP6_INM
SPI1_MISO, TIM3_CH1,
(4) TIM1_BKIN, TIM16_CH1,
H6 31 22 16 PA6 I/O TTa ADC2_IN3, OPAMP2_VOUT
COMP1_OUT, TSC_G2_IO3,
EVENTOUT
SPI1_MOSI, TIM3_CH2,
ADC2_IN4, COMP2_INP,
TIM17_CH1, TIM1_CH1N, ,
K7 32 23 17 PA7 I/O TTa - OPAMP2_VINP,
TSC_G2_IO4, COMP2_OUT,
OPAMP1_VINP
EVENTOUT
DocID025186 Rev 6 37/142

53

I/O structure
Pin name
Pin type
WLCSP100
Notes
(function
LQFP100
LQFP64
LQFP48
reset)
G6 33 24 - PC4 I/O TTa (1) USART1_TX, EVENTOUT ADC2_IN5

USART1_RX, TSC_G3_IO1, ADC2_IN11, OPAMP2_VINM,
F6 34 25 - PC5 I/O TTa (1)
EVENTOUT OPAMP1_VINM
TIM3_CH3, TIM1_CH2N,
J6 35 26 18 PB0 I/O TTa - COMP4_INP, OPAMP2_VINP
TIM3_CH4, TIM1_CH3N,
K6 36 27 19 PB1 I/O TTa (4) COMP4_OUT, TSC_G3_IO3, -
EVENTOUT
K5 37 28 20 PB2 I/O TTa - TSC_G3_IO4, EVENTOUT ADC2_IN12, COMP4_INM
(1)
F8 38 - - PE7 I/O TTa TIM1_ETR, EVENTOUT COMP4_INP
(1)
E6 39 - - PE8 I/O TTa TIM1_CH1N, EVENTOUT COMP4_INM
(1)
- 40 - - PE9 I/O TTa TIM1_CH1, EVENTOUT
- 41 - - PE10 I/O TTa (1) TIM1_CH2N, EVENTOUT
H5 42 - - PE11 I/O TTa (1) TIM1_CH2, EVENTOUT
G5 43 - - PE12 I/O TTa (1) TIM1_CH3N, EVENTOUT
- 44 - - PE13 I/O TTa (1) TIM1_CH3, EVENTOUT
TIM1_CH4, TIM1_BKIN2,
- 45 - - PE14 I/O TTa (1)
EVENTOUT
USART3_RX, TIM1_BKIN,
- 46 - - PE15 I/O TTa (1)
EVENTOUT
K4 47 29 21 PB10 I/O TTa -
TSC_SYNC, EVENTOUT
USART3_RX, TIM2_CH4,
K3 48 30 22 PB11 I/O TTa - COMP6_INP
K1,
J1, 49 31 23 VSS S - - Digital ground
K2
J5 50 32 24 VDD S - - Digital power supply
SPI2_NSS,
I2S2_WS,I2C2_SMBA,
J4 51 33 25 PB12 I/O TTa (4)
USART3_CK, TIM1_BKIN,
SPI2_SCK,I2S2_CK,USART
J3 52 34 26 PB13 I/O TTa - 3_CTS, TIM1_CH1N,
38/142 DocID025186 Rev 6


I/O structure
Pin name
Pin type
WLCSP100
Notes
(function
LQFP100
LQFP64
LQFP48
reset)
SPI2_MISO,I2S2ext_SD,
USART3_RTS_DE,
J2 53 35 27 PB14 I/O TTa - OPAMP2_VINP
TIM1_CH2N, TIM15_CH1,
SPI2_MOSI, I2S2_SD,
TIM1_CH3N, RTC_REFIN,
H4 54 36 28 PB15 I/O TTa - COMP6_INM
TIM15_CH1N, TIM15_CH2,
EVENTOUT
- 55 - - PD8 I/O TTa (1) USART3_TX, EVENTOUT
G4 56 - - PD9 I/O TTa (1) USART3_RX, EVENTOUT
H3 57 - - PD10 I/O TTa (1) USART3_CK, EVENTOUT COMP6_INM
(1)
H2 58 - - PD11 I/O TTa USART3_CTS, EVENTOUT COMP6_INP
USART3_RTS_DE,
H1 59 - - PD12 I/O TTa (1) TIM4_CH1, TSC_G8_IO1,
EVENTOUT
TIM4_CH2, TSC_G8_IO2,
G3 60 - - PD13 I/O TTa (1)
EVENTOUT
TIM4_CH3, TSC_G8_IO3,
G2 61 - - PD14 I/O TTa (1) OPAMP2_VINP
EVENTOUT
SPI2_NSS, TIM4_CH4,
G1 62 - - PD15 I/O TTa (1)
I2S2_MCK, COMP6_OUT
F4 63 37 - PC6 I/O FT (1) -
TIM3_CH1, EVENTOUT
I2S3_MCK, TIM3_CH2,
F2 64 38 - PC7 I/O FT (1) -
EVENTOUT
F1 65 39 - PC8 I/O FT (1) TIM3_CH3, EVENTOUT -
TIM3_CH4, I2S_CKIN,
F3 66 40 - PC9 I/O FT (1) -
EVENTOUT
I2C2_SMBA, I2S2_MCK,
USART1_CK, TIM1_CH1,
F5 67 41 29 PA8 I/O FT - -
TIM4_ETR, MCO,
EVENTOUT
I2C2_SCL, I2S3_MCK,
E5 68 42 30 PA9 I/O FTf - -
TIM2_CH3, TIM15_BKIN,
DocID025186 Rev 6 39/142

53

I/O structure
Pin name
Pin type
WLCSP100
Notes
(function
LQFP100
LQFP64
LQFP48
reset)
I2C2_SDA, USART1_RX,
TIM1_CH3, TIM2_CH4,
E1 69 43 31 PA10 I/O FTf - -
TIM17_BKIN, TSC_G4_IO2,
COMP6_OUT, EVENTOUT
USART1_CTS, USB_DM,
CAN_RX, TIM1_CH1N,
E2 70 44 32 PA11 I/O FT - TIM1_CH4, TIM1_BKIN2, -
TIM4_CH1, COMP1_OUT,
EVENTOUT
USART1_RTS_DE, USB_DP,
CAN_TX, TIM1_CH2N,
D1 71 45 33 PA12 I/O FT - TIM1_ETR, TIM4_CH2, -
TIM16_CH1, COMP2_OUT,
EVENTOUT
USART3_CTS, TIM4_CH3,
TIM16_CH1N, TSC_G4_IO3,
E3 72 46 34 PA13 I/O FT - -
IR_OUT, SWDIO-JTMS,
EVENTOUT
I2C2_SCL,
C1 73 - - PF6 I/O FTf (1) USART3_RTS_DE, -
TIM4_CH4, EVENTOUT
A1,
A2, 74 47 35 VSS S - - Ground
B1
D2 75 48 36 VDD S - - Digital power supply
I2C1_SDA,
USART2_TXTIM1_BKIN,
C2 76 49 37 PA14 I/O FTf - -
TSC_G4_IO4, SWCLK-JTCK,
EVENTOUT
I2C1_SCL, SPI1_NSS,
SPI3_NSS, I2S3_WS, JTDI,
B2 77 50 38 PA15 I/O FTf - USART2_RX, TIM1_BKIN, -
TIM2_CH1_ETR,
EVENTOUT
SPI3_SCK, I2S3_CK,
E4 78 51 - PC10 I/O FT (1) USART3_TX, UART4_TX, -
EVENTOUT
SPI3_MISO, I2S3ext_SD,
D3 79 52 - PC11 I/O FT (1) USART3_RX, UART4_RX, -
EVENTOUT
40/142 DocID025186 Rev 6


I/O structure
Pin name
Pin type
WLCSP100
Notes
(function
LQFP100
LQFP64
LQFP48
reset)
SPI3_MOSI, I2S3_SD,
A3 80 53 - PC12 I/O FT (1) USART3_CK, UART5_TX, -
EVENTOUT
B3 81 - - PD0 I/O FT (1) CAN_RX, EVENTOUT -
C3 82 - - PD1 I/O FT (1) CAN_TX, EVENTOUT -
UART5_RX, TIM3_ETR,
A4 83 54 - PD2 I/O FT (1) -
EVENTOUT
USART2_CTS,
B4 84 - - PD3 I/O FT (1) TIM2_CH1_ETR, -
EVENTOUT
USART2_RTS_DE,
C4 85 - - PD4 I/O FT (1) -
TIM2_CH2, EVENTOUT
- 86 - - PD5 I/O FT (1) USART2_TX, EVENTOUT -
- 87 - - PD6 I/O FT (1) -
EVENTOUT
USART2_CK, TIM2_CH3,
D4 88 - - PD7 I/O FT (1) -
EVENTOUT
SPI3_SCK, I2S3_CK,
SPI1_SCK, USART2_TX,
TIM2_CH2, TIM3_ETR,
A5 89 55 39 PB3 I/O FT - -
TIM4_ETR, TSC_G5_IO1,
JTDO-TRACESWO,
EVENTOUT
SPI3_MISO, I2S3ext_SD,
SPI1_MISO, USART2_RX,
B5 90 56 40 PB4 I/O FT - TIM3_CH1, TIM16_CH1, -
TIM17_BKIN, TSC_G5_IO2,
NJTRST, EVENTOUT
SPI3_MOSI, SPI1_MOSI,
I2S3_SD, I2C1_SMBA,
A6 91 57 41 PB5 I/O FT - USART2_CK, TIM16_BKIN, -
TIM3_CH2, TIM17_CH1,
EVENTOUT
I2C1_SCL, USART1_TX,
B6 92 58 42 PB6 I/O FTf - TIM16_CH1N, TIM4_CH1, -
TSC_G5_IO3EVENTOUT
DocID025186 Rev 6 41/142

53

I/O structure
Pin name
Pin type
WLCSP100
Notes
(function
LQFP100
LQFP64
LQFP48
reset)
I2C1_SDA, USART1_RX,
TIM3_CH4, TIM4_CH2,
C5 93 59 43 PB7 I/O FTf - -
TIM17_CH1N, TSC_G5_IO4,
EVENTOUT
A7 94 60 44 BOOT0 I B - Boot memory selection
I2C1_SCL, CAN_RX,
TIM16_CH1, TIM4_CH3
D5 95 61 45 PB8 I/O FTf - -
TIM1_BKIN, TSC_SYNC,
COMP1_OUT, EVENTOUT
I2C1_SDA, CAN_TX,
TIM17_CH1, TIM4_CH4,
C6 96 62 46 PB9 I/O FTf - -
IR_OUT, COMP2_OUT,
EVENTOUT
USART1_TX, TIM4_ETR,
B7 97 - - PE0 I/O FT (1) -
TIM16_CH1, EVENTOUT
A8 98 - - PE1 I/O FT (1) -
EVENTOUT
C7 99 63 47 VSS S - - Ground
A10,
100 64 48 VDD S - - Digital power supply
B10
1. Function availability depends on the chosen device.
When using the small packages (48 and 64 pin packages), the GPIO pins which are not present on these packages, must
not be configured in analog mode.
2. PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current
(3 mA), the use of GPIO PC13 to PC15 in output mode is limited:
- The speed should not exceed 2 MHz with a maximum load of 30 pF
- These GPIOs must not be used as current sources (e.g. to drive an LED).
After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the
content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIOs, refer to
the Battery backup domain and BKP register description sections in the RM0365 reference manual.
3. The VREF+ functionality is available only on the 100 pin package. On the 64-pin and 48-pin packages, the VREF+ is
internally connected to VDDA.
4. These GPIOs offer a reduced touch sensing sensitivity. It is thus recommended to use them as sampling capacitor I/O.
42/142 DocID025186 Rev 6

Table 14. Alternate functions for port A
Port
&
AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF14 AF15
Pin
Name
TIM2_
TSC_ USART2_ COMP1 EVENT
PA0 - CH1_ - - - - - - -
G1_IO1 CTS _OUT OUT
ETR
RTC_ TIM2_ TSC_ USART2_ TIM15_ EVENT
PA1 - - - - - - - -
REFIN CH2 G1_IO2 RTS_DE CH1N OUT
TIM2_ TSC_ USART2_ COMP2 TIM15_ EVENT
PA2 - - - - - - - - -
CH3 G1_IO3 TX _OUT CH1 OUT
TIM2_ TSC_ USART2_ TIM15_ EVENT
PA3 - - - - - - - - - -
CH4 G1_IO4 RX CH2 OUT
DocID025186 Rev 6
TIM3_ TSC_ SPI1_ SPI3_NSS, USART2_ EVENT

PA4 - - - - - - - - -
CH2 G2_IO1 NSS I2S3_WS CK OUT
TIM2_
TSC_ SPI1_ EVENT
PA5 - CH1_ - - - - - - - - - -
G2_IO2 SCK OUT
ETR
TIM16_ TIM3_ TSC_ SPI1_ COMP1 EVENT
PA6 - TIM1_BKIN - - - - - -
CH1 CH1 G2_IO3 MISO _OUT OUT
TIM17_ TIM3_ TSC_ SPI1_ COMP2 EVENT
PA7 - TIM1_CH1N - - - - - -
CH1 CH2 G2_IO4 MOSI _OUT OUT
I2C2_ I2S2_ USART1_ TIM4_ EVENT
Pinouts and pin description

PA8 MCO - - - TIM1_CH1 - - - -
SMBA MCK CK ETR OUT
TSC_ I2C2_ I2S3_ USART1_ TIM15_ TIM2_ EVENT
PA9 - - - TIM1_CH2 - - -
G4_IO1 SCL MCK TX BKIN CH3 OUT
TIM17_ TSC_ I2C2_ USART1_ COMP6 TIM2_ EVENT
PA10 - - - TIM1_CH3 - - -
BKIN G4_IO2 SDA RX _OUT CH4 OUT
USART1_ COMP1 TIM4_ TIM1_ USB_ EVENT
PA11 - - - - - - TIM1_CH1N CAN_RX TIM1_CH4
CTS _OUT CH1 BKIN2 DM OUT
43/142
Table 14. Alternate functions for port A (continued)
44/142

Port
&
AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF14 AF15
Pin
Name
TIM16_ USART1_ COMP2 TIM4_ USB_ EVENT

PA12 - - - - - TIM1_CH2N CAN_TX TIM1_ETR -
CH1 RTS_DE _OUT CH2 DP OUT
SWDIO TIM16_ TSC_ IR_ USART3_ TIM4_ EVENT
PA13 - - - - - - - -
-JTMS CH1N G4_IO3 OUT CTS CH3 OUT
SWCLK TSC_ I2C1_ USART2_ EVENT
PA14 - - TIM1_BKIN - - - - - -
-JTCK G4_IO4 SDA TX OUT
TIM2_
I2C1_ SPI1_ SPI3_NSS, USART2_ TIM1_ EVENT
PA15 JTDI CH1_ - - - - - -
SCL NSS I2S3_WS RX BKIN OUT
ETR
DocID025186 Rev 6
Table 15. Alternate functions for port B
Port
&
AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF12 AF15
Pin
Name
TIM3_ TSC_ EVENT

PB0 - - - TIM1_CH2N - - - - -
CH3 G3_IO2 OUT
TIM3_ TSC_ COMP4_ EVENT
PB1 - - - TIM1_CH3N - - - -
CH4 G3_IO3 OUT OUT
TSC_ EVENT
PB2 - - - - - - - - - - -
G3_IO4 OUT
JTDO-
TIM2_ TIM4_ TSC_ SPI1_ SPI3_SCK, USART2_ TIM3_ EVENT
PB3 TRACES - - -
CH2 ETR G5_IO1 SCK I2S3_CK TX ETR OUT
WO
DocID025186 Rev 6
TIM16_ TIM3_ TSC_ SPI1_ SPI3_MISO, USART2_ TIM17_ EVENT

PB4 NJTRST - - -
CH1 CH1 G5_IO2 MISO I2S3ext_SD RX BKIN OUT
TIM16_ TIM3_ I2C1_ SPI1_ SPI3_MOSI, USART2_ TIM17_ EVENT
PB5 - - - -
BKIN CH2 SMBA MOSI I2S3_SD CK CH1 OUT
TIM16_ TIM4_ TSC_ USART1_ EVENT
PB6 - I2C1_SCL - - -
CH1N CH1 G5_IO3 TX OUT
TIM17_ TIM4_ TSC_ I2C1_ USART1_ TIM3_ EVENT
PB7 - - - - -
CH1N CH2 G5_IO4 SDA RX CH4 OUT
TIM16_ TIM4_ TSC_ COMP1_ TIM1_ EVENT
PB8 - I2C1_SCL - - - CAN_RX
CH1 CH3 SYNC OUT BKIN OUT

TIM17_ TIM4_ I2C1_ COMP2_ EVENT
PB9 - - IR_OUT - CAN_TX -
CH1 CH4 SDA OUT OUT
TIM2_ TSC_ USART3_ EVENT
PB10 - - - - - - - - -
CH3 SYNC TX OUT
TIM2_ TSC_ USART3_ EVENT
PB11 - - - - - - - - -
CH4 G6_IO1 RX OUT
TSC_ I2C2_ SPI2_NSS, TIM1_ USART3_ EVENT
PB12 - - - - - - -
45/142
G6_IO2 SMBA I2S2_WS BKIN CK OUT

Table 15. Alternate functions for port B (continued)
46/142

Port
&
AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF12 AF15
Pin
Name
TSC_ SPI2_SCK, TIM1_ USART3_ EVENT

PB13 - - - - - - - -
G6_IO3 I2S2_CK CH1N CTS OUT
TIM15_ TSC_ SPI2_MISO, TIM1_ USART3_ EVENT
PB14 - - - - - - -
CH1 G6_IO4 I2S2ext_SD CH2N RTS_DE OUT
RTC_ TIM15_ TIM15_ TIM1_ SPI2_MOSI, EVENT
PB15 - - - - - - -
REFIN CH2 CH1N CH3N I2S2_SD OUT
DocID025186 Rev 6
Table 16. Alternate functions for port C
Port &
Pin AF1 AF2 AF3 AF4 AF5 AF6 AF7
Name
PC0 EVENTOUT - - - - - -
PC1 EVENTOUT - - - - - -
PC2 EVENTOUT - COMP7_OUT - - - -
PC3 EVENTOUT - - - - TIM1_BKIN2 -
PC4 EVENTOUT - - - - - USART1_TX
PC5 EVENTOUT - TSC_G3_IO1 - - - USART1_RX
PC6 EVENTOUT TIM3_CH1 - - I2S2_MCK COMP6_OUT
PC7 EVENTOUT TIM3_CH2 - - I2S3_MCK
DocID025186 Rev 6
PC8 EVENTOUT TIM3_CH3 - - -

PC9 EVENTOUT TIM3_CH4 - I2S_CKIN -
PC10 EVENTOUT - - UART4_TX SPI3_SCK, I2S3_CK USART3_TX
PC11 EVENTOUT - - UART4_RX SPI3_MISO, I2S3ext_SD USART3_RX
PC12 EVENTOUT - - UART5_TX SPI3_MOSI, I2S3_SD USART3_CK
PC13 - - - TIM1_CH1N - - -
PC14 - - - - - - -
PC15 - - - - - - -

47/142
48/142

Table 17. Alternate functions for port D
Port &
AF1 AF2 AF3 AF4 AF5 AF6 AF7
Pin Name
PD0 EVENTOUT - - - - - CAN_RX

PD1 EVENTOUT - - - CAN_TX
PD2 EVENTOUT TIM3_ETR - UART5_RX - -
PD3 EVENTOUT TIM2_CH1_ETR - - - - USART2_CTS
PD4 EVENTOUT TIM2_CH2 - - - - USART2_RTS_DE
PD5 EVENTOUT - - - - - USART2_TX
PD6 EVENTOUT TIM2_CH4 - - - - USART2_RX
PD7 EVENTOUT TIM2_CH3 - - - - USART2_CK
DocID025186 Rev 6
PD8 EVENTOUT - - - - - USART3_TX

PD9 EVENTOUT - - - - - USART3_RX
PD10 EVENTOUT - - - - - USART3_CK
PD11 EVENTOUT - - - - - USART3_CTS
PD12 EVENTOUT TIM4_CH1 TSC_G8_IO1 - - - USART3_RTS_DE
PD13 EVENTOUT TIM4_CH2 TSC_G8_IO2 - - - -
PD14 EVENTOUT TIM4_CH3 TSC_G8_IO3 - - - -
PD15 EVENTOUT TIM4_CH4 TSC_G8_IO4 - - SPI2_NSS -
Table 18. Alternate functions for port E
Port &
Pin Name
PE0 - EVENTOUT TIM4_ETR - TIM16_CH1 - USART1_TX

PE1 - EVENTOUT - - TIM17_CH1 - USART1_RX
PE2 TRACECK EVENTOUT TIM3_CH1 TSC_G7_IO1 - - -
PE3 TRACED0 EVENTOUT TIM3_CH2 TSC_G7_IO2 - - -
PE6 TRACED3 EVENTOUT - - - -
PE7 - EVENTOUT TIM1_ETR - - - -
DocID025186 Rev 6
PE8 - EVENTOUT TIM1_CH1N - - - -

PE9 - EVENTOUT TIM1_CH1 - - - -
PE14 - EVENTOUT TIM1_CH4 - - TIM1_BKIN2 -
PE15 - EVENTOUT TIM1_BKIN - - - USART3_RX

49/142
50/142

Table 19. Alternate functions for port F
Port &
Pin Name
PF0 - - - I2C2_SDA - TIM1_CH3N -

PF1 - - - I2C2_SCL - - -
PF2 EVENTOUT - - - - - -
PF4 EVENTOUT COMP1_OUT - - - - -
PF6 EVENTOUT TIM4_CH4 - I2C2_SCL - - USART3_RTS_DE
PF9 EVENTOUT - TIM15_CH1 - SPI2_SCK - -
PF10 EVENTOUT - TIM15_CH2 - SPI2_SCK - -
DocID025186 Rev 6
STM32F302xB STM32F302xC Memory mapping
5 Memory mapping
Figure 8. STM32F302xB/STM32F302xC memory map
[))
$+%
[)))))))) [
&RUWH[0
5HVHUYHG
ZLWK)38
,QWHUQDO [
3HULSKHUDOV $+%
[( [
5HVHUYHG

[))
$+%
[&
[
5HVHUYHG

[&
$3%
[$
[
5HVHUYHG
[$
$3%
[ [
[)))))))
2SWLRQE\WHV
[ [))))
6\VWHPPHPRU\
[)))'
[ 3HULSKHUDOV 5HVHUYHG
[
[ 65$0 )ODVKPHPRU\
[
&2'( 5HVHUYHG
[
[ )ODVKV\VWHP
PHPRU\RU65$0
GHSHQGLQJRQ%227
5HVHUYHG FRQILJXUDWLRQ
[
06Y9
DocID025186 Rev 6 51/142

53
Memory mapping STM32F302xB STM32F302xC
Table 20. STM32F302xB/STM32F302xC memory map, peripheral register boundary

addresses
Size
Bus Boundary address Peripheral
(bytes)
0x5000 0400 - 0x5000 07FF 1K Reserved

AHB3 0x5000 0000 - 0x5000 03FF 1K ADC1 - ADC2
0x4800 1800 - 0x4FFF FFFF ~132 M Reserved
0x4800 1400 - 0x4800 17FF 1K GPIOF
0x4800 1000 - 0x4800 13FF 1K GPIOE
0x4800 0C00 - 0x4800 0FFF 1K GPIOD
AHB2
0x4800 0800 - 0x4800 0BFF 1K GPIOC
0x4800 0400 - 0x4800 07FF 1K GPIOB
0x4800 0000 - 0x4800 03FF 1K GPIOA
0x4002 4400 - 0x47FF FFFF ~128 M Reserved
0x4002 4000 - 0x4002 43FF 1K TSC
0x4002 3400 - 0x4002 3FFF 3K Reserved
0x4002 3000 - 0x4002 33FF 1K CRC
0x4002 2400 - 0x4002 2FFF 3K Reserved
0x4002 2000 - 0x4002 23FF 1K Flash interface
AHB1
0x4002 1400 - 0x4002 1FFF 3K Reserved
0x4002 1000 - 0x4002 13FF 1K RCC
0x4002 0800 - 0x4002 0FFF 2K Reserved
0x4002 0400 - 0x4002 07FF 1K DMA2
0x4002 0000 - 0x4002 03FF 1K DMA1
0x4001 8000 - 0x4001 FFFF 32 K Reserved
0x4001 4C00 - 0x4001 7FFF 13 K Reserved
0x4001 4800 - 0x4001 4BFF 1K TIM17
0x4001 4400 - 0x4001 47FF 1K TIM16
0x4001 4000 - 0x4001 43FF 1K TIM15
0x4001 3C00 - 0x4001 3FFF 1K Reserved
0x4001 3800 - 0x4001 3BFF 1K USART1
APB2 0x4001 3400 - 0x4001 37FF 1K Reserved
0x4001 3000 - 0x4001 33FF 1K SPI1
0x4001 2C00 - 0x4001 2FFF 1K TIM1
0x4001 0800 - 0x4001 2BFF 9K Reserved
0x4001 0400 - 0x4001 07FF 1K EXTI
0x4001 0000 - 0x4001 03FF 1K SYSCFG + COMP + OPAMP
52/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Memory mapping
Table 20. STM32F302xB/STM32F302xC memory map, peripheral register boundary

addresses (continued)
Size
Bus Boundary address Peripheral
(bytes)
0x4000 8000 - 0x4000 FFFF 32 K Reserved

0x4000 7800 - 0x4000 7FFF 2K Reserved
0x4000 7400 - 0x4000 77FF 1K DAC
0x4000 7000 - 0x4000 73FF 1K PWR
0x4000 6800 - 0x4000 6FFF 2K Reserved
0x4000 6400 - 0x4000 67FF 1K bxCAN
0x4000 6000 - 0x4000 63FF 1K USB SRAM 512 bytes
0x4000 5C00 - 0x4000 5FFF 1K USB device FS
0x4000 5800 - 0x4000 5BFF 1K I2C2
0x4000 5400 - 0x4000 57FF 1K I2C1
0x4000 5000 - 0x4000 53FF 1K UART5
0x4000 4C00 - 0x4000 4FFF 1K UART4
0x4000 4800 - 0x4000 4BFF 1K USART3
0x4000 4400 - 0x4000 47FF 1K USART2
0x4000 4000 - 0x4000 43FF 1K I2S3ext
APB1
0x4000 3C00 - 0x4000 3FFF 1K SPI3/I2S3
0x4000 3800 - 0x4000 3BFF 1K SPI2/I2S2
0x4000 3400 - 0x4000 37FF 1K I2S2ext
0x4000 3000 - 0x4000 33FF 1K IWDG
0x4000 2C00 - 0x4000 2FFF 1K WWDG
0x4000 2800 - 0x4000 2BFF 1K RTC
0x4000 1800 - 0x4000 27FF 4K Reserved
0x4000 1400 - 0x4000 17FF 1K Reserved
0x4000 1000 - 0x4000 13FF 1K TIM6
0x4000 0C00 - 0x4000 0FFF 1K Reserved
0x4000 0800 - 0x4000 0BFF 1K TIM4
0x4000 0400 - 0x4000 07FF 1K TIM3
0x4000 0000 - 0x4000 03FF 1K TIM2
DocID025186 Rev 6 53/142

53
Electrical characteristics STM32F302xB STM32F302xC
6 Electrical characteristics
6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to VSS.
6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst
conditions of ambient temperature, supply voltage and frequencies by tests in production on
100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by
the selected temperature range).
Data based on characterization results, design simulation and/or technology characteristics
are indicated in the table footnotes. Based on characterization, the minimum and maximum
values refer to sample tests and represent the mean value plus or minus three times the
standard deviation (mean±3σ).
6.1.2 Typical values

Unless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = 3.3 V. They
are given only as design guidelines and are not tested.
Typical ADC accuracy values are determined by characterization of a batch of samples from
a standard diffusion lot over the full temperature range, where 95% of the devices have an
error less than or equal to the value indicated (mean±2σ).
6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are
not tested.
6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.
6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 10.
Figure 9. Pin loading conditions Figure 10. Pin input voltage
0&8SLQ 0&8SLQ
& S) 9,1
069 069
54/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Electrical characteristics
6.1.6 Power supply scheme
Figure 11. Power supply scheme
9%$7
%DFNXSFLUFXLWU\
3RZHU
±9 /6(57&
VZLWFK
:DNHXSORJLF
%DFNXSUHJLVWHUV
287
/HYHOVKLIWHU
*3,2V ,2ORJLF
,1 .HUQHOORJLF
&38
GLJLWDO
9'' PHPRULHV
[9''
5HJXODWRU
[Q)
[) [966
9''$
9''$
95() $QDORJ5&V
Q)
$'&'$& 3//FRPSDUDWRUV23$03
)
95()
966$
069
1. Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply
pins.
Caution: Each power supply pair (VDD/VSS, VDDA/VSSA etc..) must be decoupled with filtering
ceramic capacitors as shown above. These capacitors must be placed as close as possible
to, or below the appropriate pins on the underside of the PCB to ensure the good
functionality of the device.
DocID025186 Rev 6 55/142

122
6.1.7 Current consumption measurement
Figure 12. Current consumption measurement scheme

, ''B9%$7
9%$7
,''
9''
,''$
9''$
069
6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 21: Voltage characteristics,
Table 22: Current characteristics, and Table 23: Thermal characteristics may cause
permanent damage to the device. These are stress ratings only and functional operation of
the device at these conditions is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
Table 21. Voltage characteristics(1)

Symbol Ratings Min Max Unit
External main supply voltage (including VDDA, VBAT

VDD–VSS -0.3 4.0
and VDD)
VDD–VDDA Allowed voltage difference for VDD > VDDA - 0.4
VREF+–VDDA(2) Allowed voltage difference for VREF+ > VDDA - 0.4
V
Input voltage on FT and FTf pins VSS −0.3 VDD + 4.0
Input voltage on TTa pins VSS −0.3 4.0
VIN(3)
Input voltage on any other pin VSS − 0.3 4.0
Input voltage on Boot0 pin 0 9
|ΔVDDx| Variations between different VDD power pins(4) - 50
mV
|VSSX − VSS| Variations between all the different ground pins - 50
Electrostatic discharge voltage (human body see Section 6.3.12: Electrical
VESD(HBM) -
model) sensitivity characteristics
1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the
permitted range. The following relationship must be respected between VDDA and VDD:
VDDA must power on before or at the same time as VDD in the power up sequence.
VDDA must be greater than or equal to VDD.
56/142 DocID025186 Rev 6

2. VREF+ must be always lower or equal than VDDA (VREF+ ≤VDDA). If unused then it must be connected to VDDA.
3. VIN maximum must always be respected. Refer to Table 22: Current characteristics for the maximum allowed injected
current values.
4. Include VREF- pin.
Table 22. Current characteristics

Symbol Ratings Max. Unit
ΣIVDD Total current into sum of all VDD power lines (source) 160
ΣIVSS Total current out of sum of all VSS ground lines (sink) − 160
IVDD Maximum current into each VDD power line (source)(1) 100
IVSS Maximum current out of each VSS ground line (sink)(1) − 100
Output current sunk by any I/O and control pin 25
IIO(PIN)
Output current source by any I/O and control pin −25
mA
Total output current sunk by sum of all IOs and control pins(2) 80
ΣIIO(PIN)
Total output current sourced by sum of all IOs and control pins(2) − 80
Injected current on FT, FTf and B pins(3) -5/+0
(4)
IINJ(PIN) Injected current on TC and RST pin ±5
Injected current on TTa pins(5) ±5
ΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(6) ± 25
1. All main power (VDD, VDDA) and ground (VSS and VSSA) pins must always be connected to the external power supply, in the
permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins.The total output current must not be
sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum
value.
4. A positive injection is induced by VIN > VDD while a negative injection is induced by VIN< VSS. IINJ(PIN) must never be
exceeded. Refer to Table 21: Voltage characteristics for the maximum allowed input voltage values.
5. A positive injection is induced by VIN > VDDA while a negative injection is induced by VIN< VSS. IINJ(PIN) must never be
exceeded. Refer also to Table 21: Voltage characteristics for the maximum allowed input voltage values. Negative injection
disturbs the analog performance of the device. See note (2) below Table 70.
6. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN) is the absolute sum of the positive and
negative injected currents (instantaneous values).
Table 23. Thermal characteristics

Symbol Ratings Value Unit
TSTG Storage temperature range –65 to +150 °C

TJ Maximum junction temperature 150 °C
DocID025186 Rev 6 57/142

122
6.3 Operating conditions
6.3.1 General operating conditions
Table 24. General operating conditions

Symbol Parameter Conditions Min Max Unit
fHCLK Internal AHB clock frequency - 0 72

fPCLK1 Internal APB1 clock frequency - 0 36 MHz
fPCLK2 Internal APB2 clock frequency - 0 72
VDD Standard operating voltage - 2 3.6 V
Analog operating voltage
Must have a potential 2 3.6
(OPAMP and DAC not used)
VDDA equal to or higher than V
Analog operating voltage VDD 2.4 3.6
(OPAMP and DAC used)
VBAT Backup operating voltage - 1.65 3.6 V
TC I/O –0.3 VDD+0.3
TTa I/O –0.3 VDDA+0.3
VIN I/O input voltage V
FT and FTf I/O(1) –0.3 5.5
BOOT0 0 5.5
WLCSP100 - 500
Power dissipation at TA = LQFP100 - 488
PD 85 °C for suffix 6 or TA = mW
105 °C for suffix 7(2) LQFP64 - 444
LQFP48 - 364
Maximum power
Ambient temperature for 6 –40 85
dissipation °C
suffix version
(3)
Low-power dissipation –40 105
TA
Maximum power
Ambient temperature for 7 –40 105
dissipation °C
suffix version
Low-power dissipation(3) –40 125
6 suffix version –40 105
TJ Junction temperature range °C
7 suffix version –40 125
1. To sustain a voltage higher than VDD+0.3 V, the internal pull-up/pull-down resistors must be disabled.
2. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax (see Section 7.5: Thermal
characteristics).
3. In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see
Section 7.5: Thermal characteristics).
58/142 DocID025186 Rev 6

6.3.2 Operating conditions at power-up / power-down

The parameters given in Table 25 are derived from tests performed under the ambient
temperature condition summarized in Table 24.
Table 25. Operating conditions at power-up / power-down

VDD rise time rate 0 ∞

tVDD -
VDD fall time rate 20 ∞
µs/V
VDDA rise time rate 0 ∞
tVDDA -
VDDA fall time rate 20 ∞
6.3.3 Embedded reset and power control block characteristics

The parameters given in Table 26 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 24.
Table 26. Embedded reset and power control block characteristics

Symbol Parameter Conditions Min Typ Max Unit
Power on/power down Falling edge 1.8(2) 1.88 1.96 V

VPOR/PDR(1)
reset threshold Rising edge 1.84 1.92 2.0 V
(1)
VPDRhyst PDR hysteresis - - 40 - mV
POR reset
tRSTTEMPO(3) - 1.5 2.5 4.5 ms
temporization
1. The PDR detector monitors VDD and also VDDA (if kept enabled in the option bytes). The POR detector
monitors only VDD.
2. The product behavior is guaranteed by design down to the minimum VPOR/PDR value.
3. Guaranteed by design.
DocID025186 Rev 6 59/142

122
Table 27. Programmable voltage detector characteristics

Symbol Parameter Conditions Min(1) Typ Max(1) Unit
Rising edge 2.1 2.18 2.26

VPVD0 PVD threshold 0
Falling edge 2 2.08 2.16
Rising edge 2.19 2.28 2.37
Falling edge 2.09 2.18 2.27
Rising edge 2.28 2.38 2.48
Rising edge 2.38 2.48 2.58
V
Rising edge 2.47 2.58 2.69
Rising edge 2.57 2.68 2.79
Rising edge 2.66 2.78 2.9
Rising edge 2.76 2.88 3
VPVDhyst(2) PVD hysteresis - - 100 - mV
PVD current
IDD(PVD) - - 0.15 0.26 µA
consumption
1. Guaranteed by characterization results.
60/142 DocID025186 Rev 6

6.3.4 Embedded reference voltage

temperature and VDD supply voltage conditions summarized in Table 24.
Table 28. Embedded internal reference voltage

–40 °C < TA < +105 °C 1.2 1.23 1.25 V

VREFINT Internal reference voltage
(1)
–40 °C < TA < +85 °C 1.2 1.23 1.24 V
ADC sampling time when
TS_vrefint reading the internal - 2.2 - - µs
reference voltage
Internal reference voltage
VRERINT spread over the VDD = 3 V ±10 mV - - 10(2) mV
temperature range
TCoeff Temperature coefficient - - - 100(2) ppm/°C

Table 29. Internal reference voltage calibration values

Calibration value name Description Memory address
Raw data acquired at

VREFINT_CAL temperature of 30 °C 0x1FFF F7BA - 0x1FFF F7BB
VDDA= 3.3 V
6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the
operating voltage, ambient temperature, I/O pin loading, device software configuration,
operating frequencies, I/O pin switching rate, program location in memory and executed
binary code.
The current consumption is measured as described in Figure 12: Current consumption
measurement scheme.
All Run-mode current consumption measurements given in this section are performed with a
reduced code that gives a consumption equivalent to CoreMark code.
Typical and maximum current consumption

The MCU is placed under the following conditions:
• All I/O pins are in input mode with a static value at VDD or VSS (no load)
• All peripherals are disabled except when explicitly mentioned
• The Flash memory access time is adjusted to the fHCLK frequency (0 wait state from 0
to 24 MHz,1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
• Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
• When the peripherals are enabled fPCLK2 = fHCLK and fPCLK1 = fHCLK/2
• When fHCLK > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or
HSE (8 MHz) in bypass mode.
DocID025186 Rev 6 61/142

122
The parameters given in Table 30 to Table 34 are derived from tests performed under
ambient temperature and supply voltage conditions summarized in Table 24.
Table 30. Typical and maximum current consumption from VDD supply at VDD = 3.6V
All peripherals enabled All peripherals disabled
Symbol Parameter Conditions fHCLK Max @ TA(1) Max @ TA(1) Unit

Typ Typ
25 °C 85 °C 105 °C 25 °C 85 °C 105 °C
72 MHz 61.2 65.8 67.6 68.5 27.8 30.3 30.7 31.5

64 MHz 54.7 59.1 60.2 61.1 24.6 27.2 27.6 28.3
48 MHz 41.7 45.1 46.2 47.2 19.2 21.1 21.4 21.8
External
clock (HSE 32 MHz 28.1 31.5 32.5 32.7 12.9 14.6 14.8 15.3
bypass)
Supply 24 MHz 21.4 23.7 24.4 25.2 10.0 11.4 11.4 12.1
current in 8 MHz 7.4 8.4 8.6 9.4 3.6 4.1 4.4 5.0
Run mode,
executing 1 MHz 1.3 1.6 1.8 2.6 0.8 1.0 1.2 2.1
from Flash 64 MHz 49.7 54.4 55.4 56.3 24.5 27.2 27.4 28.1
48 MHz 37.9 42.2 43.0 43.5 18.9 21.4 21.5 21.6
Internal
32 MHz 25.8 29.2 29.2 30.0 12.7 14.2 14.6 15.2
clock (HSI)
24 MHz 19.7 22.3 22.6 23.2 6.7 7.7 7.9 8.5
8 MHz 6.9 7.8 8.3 8.8 3.5 4.0 4.4 5.0
IDD mA
(2)
72 MHz 60.8 66.2 69.7 70.4(2) 27.4 31.7(2) 32.2 32.5(2)
64 MHz 54.3 59.1 62.2 63.3 24.3 28.3 28.7 28.8
48 MHz 41.0 45.6 47.3 47.9 18.3 21.6 21.9 22.1
External
clock (HSE 32 MHz 27.6 32.4 32.4 32.9 12.3 15.0 15.2 15.4
bypass)
Supply 24 MHz 20.8 23.9 24.3 25.0 9.3 11.3 11.4 12.0
current in 8 MHz 6.9 7.8 8.7 9.0 3.1 3.7 4.2 4.9
Run mode,
executing 1 MHz 0.9 1.2 1.5 2.3 0.4 0.6 1.0 1.8
from RAM 64 MHz 49.2 53.9 55.2 57.4 23.9 27.8 28.2 28.4
48 MHz 37.3 40.8 41.4 44.1 18.2 21.0 21.6 21.9
Internal
32 MHz 25.1 27.6 29.1 30.1 12.0 14.0 14.5 15.1
clock (HSI)
24 MHz 19.0 21.6 22.1 22.9 6.3 7.2 7.7 8.1
8 MHz 6.4 7.3 7.9 8.4 3.0 3.5 4.0 4.7
62/142 DocID025186 Rev 6

Table 30. Typical and maximum current consumption from VDD supply at VDD = 3.6V (continued)
All peripherals enabled All peripherals disabled
Symbol Parameter Conditions fHCLK Max @ TA(1) Max @ TA(1) Unit

Typ Typ
25 °C 85 °C 105 °C 25 °C 85 °C 105 °C
72 MHz 44.0 48.4 49.4 50.5 6.6 7.5 7.9 8.7

64 MHz 39.2 43.3 44.0 45.2 6.0 6.8 7.2 7.9
48 MHz 29.6 32.7 33.3 34.3 4.5 5.2 5.6 6.3
External
clock (HSE 32 MHz 19.7 23.3 23.3 23.5 3.1 3.5 4.0 4.8
Supply bypass)
current in 24 MHz 14.9 17.6 17.8 18.3 2.4 2.8 3.3 3.9
Sleep 8 MHz 4.9 5.7 6.1 6.9 0.8 1.0 1.4 2.2
IDD mode, mA
executing 1 MHz 0.6 0.9 1.2 2.1 0.1 0.3 0.6 1.5
from Flash 64 MHz 34.2 38.1 39.2 40.3 5.7 6.3 6.8 7.5
or RAM
48 MHz 25.8 28.7 29.6 30.3 4.3 4.8 5.2 5.9
Internal
32 MHz 17.4 19.4 19.9 20.7 2.9 3.2 3.7 4.5
clock (HSI)
24 MHz 13.2 15.1 15.6 15.9 1.5 1.8 2.2 2.9
8 MHz 4.5 5.0 5.6 6.2 0.7 0.9 1.2 2.1
1. Guaranteed by characterization results unless otherwise specified.
2. Data based on characterization results and tested in production with code executing from RAM.
Table 31. Typical and maximum current consumption from the VDDA supply
VDDA = 2.4 V VDDA = 3.6 V
Conditions
Symbol Parameter (1) fHCLK Max @ TA(2) Max @ TA(2) Unit
Typ Typ
25 °C 85 °C 105 °C 25 °C 85 °C 105 °C
72 MHz 225 276 289 297 245 302 319 329

64 MHz 198 249 261 268 216 270 284 293
48 MHz 149 195 204 211 159 209 222 230
HSE
Supply 32 MHz 102 145 152 157 110 154 162 169
bypass
current in 24 MHz 80 119 124 128 86 126 131 135
Run/Sleep
mode, 8 MHz 2 3 4 6 3 4 5 9
IDDA µA
code 1 MHz 2 3 5 7 3 4 6 9
executing
from Flash 64 MHz 270 323 337 344 299 354 371 381
or RAM 48 MHz 220 269 280 286 244 293 309 318
HSI clock 32 MHz 173 218 228 233 193 239 251 257
24 MHz 151 194 200 204 169 211 219 225
8 MHz 73 97 99 103 88 105 110 116
1. Current consumption from the VDDA supply is independent of whether the peripherals are on or off. Furthermore when the
PLL is off, IDDA is independent from the frequency.
DocID025186 Rev 6 63/142

122
Table 32. Typical and maximum VDD consumption in Stop and Standby modes
Typ @VDD (VDD=VDDA) Max(1)
Symbol Parameter Conditions Unit
TA = TA = TA =
2.0 V 2.4 V 2.7 V 3.0 V 3.3 V 3.6 V
25 °C 85 °C 105 °C
Regulator in run mode,

Supply 20.05 20.33 20.42 20.50 20.67 20.80 44.2(2) 350 735(2)
all oscillators OFF
current in
Stop mode Regulator in low-power 7.63 7.77 7.90 8.07 8.17 8.33 30.6(2) 335 720(2)
mode, all oscillators OFF
IDD µA
Supply LSI ON and IWDG ON 0.80 0.96 1.09 1.23 1.37 1.51 - - -
current in
Standby LSI OFF and IWDG OFF 0.60 0.74 0.83 0.93 1.02 1.11 5.0(2) 7.8 13.3(2)
mode
1. Guaranteed by characterization results unless otherwise specified.
2. Data based on characterization results and tested in production.
Table 33. Typical and maximum VDDA consumption in Stop and Standby modes
Typ @VDD (VDD = VDDA) Max(1)
TA = TA = TA =
2.0 V 2.4 V 2.7 V 3.0 V 3.3 V 3.6 V
25 °C 85 °C 105 °C

1.81 1.95 2.07 2.20 2.35 2.52 3.7 5.5 8.8
Supply all oscillators OFF
VDDA monitoring ON
current in Regulator in low-power

Stop mode mode, all oscillators 1.81 1.95 2.07 2.20 2.35 2.52 3.7 5.5 8.8
OFF
current in
Standby LSI OFF and IWDG
1.69 1.82 1.94 2.08 2.23 2.40 3.5 5.4 9.2
mode OFF
IDDA µA
1.05 1.08 1.10 1.15 1.22 1.29 - - -
all oscillators OFF
VDDA monitoring OFF
Supply
current in Regulator in low-power
Stop mode mode, all oscillators 1.05 1.08 1.10 1.15 1.22 1.29 - - -
OFF
current in
Standby LSI OFF and IWDG
0.93 0.95 0.98 1.02 1.08 1.15 - - -
mode OFF
The total consumption is the sum of IDD and IDDA.
64/142 DocID025186 Rev 6

Table 34. Typical and maximum current consumption from VBAT supply
Max
Typ @VBAT
@VBAT = 3.6 V(2)
Para Conditions
Symbol (1) Unit
meter
T = TA = TA =
1.65V 1.8V 2V 2.4V 2.7V 3V 3.3V 3.6V A
25°C 85°C 105°C
LSE & RTC

ON; "Xtal
mode"
lower
0.48 0.50 0.52 0.58 0.65 0.72 0.80 0.90 1.1 1.5 2.0
driving
capability;
Backup LSEDRV[1:
domain 0] = '00'
IDD_VBAT µA
supply LSE & RTC
current ON; "Xtal
mode"
higher
0.83 0.86 0.90 0.98 1.03 1.10 1.20 1.30 1.5 2.2 2.9
driving
capability;
LSEDRV[1:
0] = '11'
1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.
Figure 13. Typical VBAT current consumption (LSE and RTC ON/LSEDRV[1:0] = ’00’)

6
6
6

6"!4!
6
6
)
6
6

6

# # # #
4! #
-36
DocID025186 Rev 6 65/142

122
Typical current consumption

• VDD = VDDA = 3.3 V
• All I/O pins available on each package are in analog input configuration
• The Flash access time is adjusted to fHCLK frequency (0 wait states from 0 to 24 MHz,
1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash
prefetch is ON
• When the peripherals are enabled, fAPB1 = fAHB/2, fAPB2 = fAHB
• PLL is used for frequencies greater than 8 MHz
• AHB prescaler of 2, 4, 8,16 and 64 is used for the frequencies 4 MHz, 2 MHz, 1 MHz,
500 kHz and 125 kHz respectively.
Table 35. Typical current consumption in Run mode, code with data processing running from
Flash
Typ
Symbol Parameter Conditions fHCLK Peripherals Peripherals Unit
enabled disabled
72 MHz 61.3 28.0
64 MHz 54.8 25.4
48 MHz 41.9 19.3
32 MHz 28.5 13.3
24 MHz 21.8 10.4
Supply current in 16 MHz 14.9 7.2
IDD Run mode from mA
VDD supply 8 MHz 7.7 3.9
4 MHz 4.5 2.5
2 MHz 2.8 1.7
1 MHz 1.9 1.3
500 kHz 1.4 1.1
Running from HSE
crystal clock 8 MHz, 125 kHz 1.1 0.9
code executing from 72 MHz 240.3 239.5
Flash
64 MHz 210.9 210.3
48 MHz 155.8 155.6
32 MHz 105.7 105.6
24 MHz 82.1 82.0
IDDA(1) (2) Run mode from µA
VDDA supply 8 MHz 2.4 2.4
4 MHz 2.4 2.4
2 MHz 2.4 2.4
1 MHz 2.4 2.4
500 kHz 2.4 2.4
125 kHz 2.4 2.4
1. VDDA monitoring is ON.
2. When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators,
OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.
66/142 DocID025186 Rev 6

Table 36. Typical current consumption in Sleep mode, code running from Flash or RAM
Typ
Symbol Parameter Conditions fHCLK Peripherals Peripherals Unit
enabled disabled
72 MHz 44.1 7.0
64 MHz 39.7 6.3
48 MHz 30.3 4.9
32 MHz 20.5 3.5
24 MHz 15.4 2.8
IDD Sleep mode from mA
VDD supply 8 MHz 5.4 1.1
4 MHz 3.2 1.0
2 MHz 2.1 0.9
1 MHz 1.5 0.8
500 kHz 1.2 0.8
Running from HSE
crystal clock 8 MHz, 125 kHz 1.0 0.8
code executing from 72 MHz 239.7 238.5
Flash or RAM
64 MHz 210.5 209.6
48 MHz 155.0 155.6
32 MHz 105.3 105.2
24 MHz 81.9 81.8
IDDA(1) (2) Sleep mode from µA
VDDA supply 8 MHz 2.4 2.4
4 MHz 2.4 2.4
2 MHz 2.4 2.4
1 MHz 2.4 2.4
500 kHz 2.4 2.4
125 kHz 2.4 2.4
1. VDDA monitoring is ON.
2. When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators,
OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.
DocID025186 Rev 6 67/142

122
I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.
I/O static current consumption
All the I/Os used as inputs with pull-up generate current consumption when the pin is
externally held low. The value of this current consumption can be simply computed by using
the pull-up/pull-down resistors values given in Table 54: I/O static characteristics.
For the output pins, any external pull-down or external load must also be considered to
estimate the current consumption.
Additional I/O current consumption is due to I/Os configured as inputs if an intermediate
voltage level is externally applied. This current consumption is caused by the input Schmitt
trigger circuits used to discriminate the input value. Unless this specific configuration is
required by the application, this supply current consumption can be avoided by configuring
these I/Os in analog mode. This is notably the case of ADC input pins which should be
configured as analog inputs.
Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently,
as a result of external electromagnetic noise. To avoid current consumption related to
floating pins, they must either be configured in analog mode, or forced internally to a definite
digital value. This can be done either by using pull-up/down resistors or by configuring the
pins in output mode.
I/O dynamic current consumption
In addition to the internal peripheral current consumption (seeTable 38: Peripheral current
consumption), the I/Os used by an application also contribute to the current consumption.
When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O
pin circuitry and to charge/discharge the capacitive load (internal or external) connected to
the pin:
I SW = V DD × f SW × C
where
ISW is the current sunk by a switching I/O to charge/discharge the capacitive load
VDD is the MCU supply voltage
fSW is the I/O switching frequency
C is the total capacitance seen by the I/O pin: C = CINT+ CEXT+CS
The test pin is configured in push-pull output mode and is toggled by software at a fixed
frequency.
68/142 DocID025186 Rev 6

Table 37. Switching output I/O current consumption

I/O toggling
Symbol Parameter Conditions(1) Typ Unit
frequency (fSW)
2 MHz 0.90
4 MHz 0.93
VDD = 3.3 V 8 MHz 1.16
Cext = 0 pF
C = CINT + CEXT+ CS 18 MHz 1.60
36 MHz 2.51
48 MHz 2.97
2 MHz 0.93
4 MHz 1.06
VDD = 3.3 V 8 MHz 1.47
Cext = 10 pF
C = CINT + CEXT +CS 18 MHz 2.26
36 MHz 3.39
48 MHz 5.99
2 MHz 1.03
I/O current
ISW 4 MHz 1.30 mA
consumption VDD = 3.3 V
Cext = 22 pF 8 MHz 1.79
C = CINT + CEXT +CS
18 MHz 3.01
36 MHz 5.99
2 MHz 1.10
4 MHz 1.31
VDD = 3.3 V
Cext = 33 pF 8 MHz 2.06
C = CINT + CEXT+ CS
18 MHz 3.47
36 MHz 8.35
2 MHz 1.20
4 MHz 1.54
VDD = 3.3 V
Cext = 47 pF 8 MHz 2.46
C = CINT + CEXT+ CS
18 MHz 4.51
36 MHz 9.98
1. CS = 5 pF (estimated value).
DocID025186 Rev 6 69/142

122
On-chip peripheral current consumption

• all I/O pins are in analog input configuration
• all peripherals are disabled unless otherwise mentioned
• the given value is calculated by measuring the current consumption
– with all peripherals clocked off
– with only one peripheral clocked on
• ambient operating temperature at 25°C and VDD = VDDA = 3.3 V.
Table 38. Peripheral current consumption

Typical consumption(1)
Peripheral Unit
IDD
BusMatrix (2) 12.6

DMA1 7.6
DMA2 6.1
CRC 2.1
GPIOA 10.0
GPIOB 10.3
GPIOC 2.2
GPIOD 8.8
GPIOE 3.3
GPIOF 3.0
TSC 5.5
ADC1&2 17.3
APB2-Bridge (3) 3.6
µA/MHz
SYSCFG 7.3
TIM1 40.0
SPI1 8.8
USART1 23.3
TIM15 17.1
TIM16 10.1
TIM17 11.0
APB1-Bridge (3) 6.1
TIM2 49.1
TIM3 38.8
TIM4 38.3
70/142 DocID025186 Rev 6

Table 38. Peripheral current consumption (continued)

Typical consumption(1)
Peripheral Unit
IDD
TIM6 9.7
WWDG 6.4
SPI2 40.4
SPI3 40.0
USART2 41.9
USART3 40.2
UART4 36.5
UART5 30.8 µA/MHz
I2C1 10.5
I2C2 10.4
USB 26.2
CAN 33.4
PWR 5.7
DAC 15.4
1. The power consumption of the analog part (IDDA) of peripherals such as ADC, DAC, Comparators, OpAmp
etc. is not included. Refer to the tables of characteristics in the subsequent sections.
2. BusMatrix is automatically active when at least one master is ON (CPU, DMA1 or DMA2).
3. The APBx bridge is automatically active when at least one peripheral is ON on the same bus.
DocID025186 Rev 6 71/142

122
6.3.6 Wakeup time from low-power mode

The wakeup times given in Table 39 are measured starting from the wakeup event trigger up
to the first instruction executed by the CPU:
• For Stop or Sleep mode: the wakeup event is WFE.
• WKUP1 (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.
All timings are derived from tests performed under ambient temperature and VDD supply
voltage conditions summarized in Table 24.
Table 39. Low-power mode wakeup timings

Typ @VDD, VDD = VDDA
Symbol Parameter Conditions Max Unit
2.0 V 2.4 V 2.7 V 3V 3.3 V 3.6 V
Regulator in
4.1 3.9 3.8 3.7 3.6 3.5 4.5
run mode
Wakeup from
tWUSTOP Regulator in
Stop mode
low-power 7.9 6.7 6.1 5.7 5.4 5.2 9 µs
mode
Wakeup from LSI and
tWUSTANDBY(1) 69.2 60.3 56.4 53.7 51.7 50 100
Standby mode IWDG OFF
CPU
Wakeup from
tWUSLEEP - 6 - clock
Sleep mode
cycles
72/142 DocID025186 Rev 6

6.3.7 External clock source characteristics

High-speed external user clock generated from an external source
In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The
external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the
recommended clock input waveform is shown in Figure 14.
Table 40. High-speed external user clock characteristics

User external clock source

fHSE_ext 1 8 32 MHz
frequency(1)
VHSEH OSC_IN input pin high level voltage 0.7VDD - VDD
V
VHSEL OSC_IN input pin low level voltage VSS - 0.3VDD
-
tw(HSEH)
OSC_IN high or low time(1) 15 - -
tw(HSEL)
ns
tr(HSE)
OSC_IN rise or fall time(1) - - 20
tf(HSE)
Figure 14. High-speed external clock source AC timing diagram
WZ+6(+
9+6(+

9+6(/
WU+6( W
WI+6( WZ+6(/
7+6(
069
DocID025186 Rev 6 73/142

122
Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The
external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the
recommended clock input waveform is shown in Figure 15
Table 41. Low-speed external user clock characteristics

User External clock source

fLSE_ext - 32.768 1000 kHz
frequency(1)
OSC32_IN input pin high level
VLSEH 0.7VDD - VDD
voltage
V
OSC32_IN input pin low level
VLSEL - VSS - 0.3VDD
voltage
tw(LSEH)
OSC32_IN high or low time(1) 450 - -
tw(LSEL)
ns
tr(LSE)
OSC32_IN rise or fall time(1) - - 50
tf(LSE)
Figure 15. Low-speed external clock source AC timing diagram
WZ/6(+
9/6(+

9/6(/
WU/6( W
WI/6( WZ/6(/
7/6(
069
74/142 DocID025186 Rev 6

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic
resonator oscillator. All the information given in this paragraph are based on design
simulation results obtained with typical external components specified in Table 42. In the
application, the resonator and the load capacitors have to be placed as close as possible to
the oscillator pins in order to minimize output distortion and startup stabilization time. Refer
to the crystal resonator manufacturer for more details on the resonator characteristics
(frequency, package, accuracy).
Table 42. HSE oscillator characteristics

Symbol Parameter Conditions(1) Min(2) Typ Max(2) Unit
fOSC_IN Oscillator frequency - 4 8 32 MHz

RF Feedback resistor - - 200 kΩ
(3)
During startup - - 8.5
VDD=3.3 V, Rm= 30Ω,
- 0.4 -
CL=10 pF@8 MHz
VDD=3.3 V, Rm= 45Ω,
- 0.5 -
CL=10 pF@8 MHz
IDD HSE current consumption VDD=3.3 V, Rm= 30Ω, mA
- 0.8 -
CL=5 pF@32 MHz
VDD=3.3 V, Rm= 30Ω,
- 1 -
CL=10 pF@32 MHz
VDD=3.3 V, Rm= 30Ω,
- 1.5 -
CL=20 pF@32 MHz
gm Oscillator transconductance Startup 10 - - mA/V
tSU(HSE)(4) Startup time VDD is stabilized - 2 - ms
1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
3. This consumption level occurs during the first 2/3 of the tSU(HSE) startup time.
4. tSU(HSE) is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz
oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly
with the crystal manufacturer.
DocID025186 Rev 6 75/142

122
For CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the
5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match
the requirements of the crystal or resonator (see Figure 16). CL1 and CL2 are usually the
same size. The crystal manufacturer typically specifies a load capacitance which is the
series combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF
can be used as a rough estimate of the combined pin and board capacitance) when sizing
CL1 and CL2.
Note: For information on selecting the crystal, refer to the application note AN2867 “Oscillator
design guide for ST microcontrollers” available from the ST website www.st.com.
Figure 16. Typical application with an 8 MHz crystal
5HVRQDWRUZLWKLQWHJUDWHG
FDSDFLWRUV
&/
26&B,1 I+6(
%LDV
0+] FRQWUROOHG
UHVRQDWRU 5) JDLQ
5(;7 26&B287
&/
069
1. REXT value depends on the crystal characteristics.
76/142 DocID025186 Rev 6

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic
resonator oscillator. All the information given in this paragraph are based on design
simulation results obtained with typical external components specified in Table 43. In the
application, the resonator and the load capacitors have to be placed as close as possible to
the oscillator pins in order to minimize output distortion and startup stabilization time. Refer
to the crystal resonator manufacturer for more details on the resonator characteristics
(frequency, package, accuracy).
Table 43. LSE oscillator characteristics (fLSE = 32.768 kHz)

Symbol Parameter Conditions(1) Min(2) Typ Max(2) Unit
LSEDRV[1:0]=00
- 0.5 0.9
lower driving capability
LSEDRV[1:0]=10
- - 1
medium low driving capability
IDD LSE current consumption µA
LSEDRV[1:0]=01
- - 1.3
medium high driving capability
LSEDRV[1:0]=11
- - 1.6
higher driving capability
LSEDRV[1:0]=00
5 - -
lower driving capability
LSEDRV[1:0]=10
8 - -
Oscillator medium low driving capability
gm µA/V
transconductance LSEDRV[1:0]=01
15 - -
medium high driving capability
LSEDRV[1:0]=11
25 - -
higher driving capability
tSU(LSE)(3) Startup time VDD is stabilized - 2 - s
1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator design guide for
ST microcontrollers”.
3. tSU(LSE) is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is
reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.
Note: For information on selecting the crystal, refer to the application note AN2867 “Oscillator
design guide for ST microcontrollers” available from the ST website www.st.com.
DocID025186 Rev 6 77/142

122
Figure 17. Typical application with a 32.768 kHz crystal

5HVRQDWRUZLWKLQWHJUDWHG
FDSDFLWRUV
&/
26&B,1 I/6(
N+] 'ULYH
UHVRQDWRU SURJUDPPDEOH
DPSOLILHU
26&B287
&/
069
Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden
to add one.
6.3.8 Internal clock source characteristics

temperature and supply voltage conditions summarized in Table 24.
High-speed internal (HSI) RC oscillator
Table 44. HSI oscillator characteristics(1)

fHSI Frequency - - 8 - MHz

(2)
TRIM HSI user trimming step - - - 1 %
DuCy(HSI) Duty cycle - 45(2) - 55(2) %
TA = -40 to
-2.8(3) - 3.8(3)
105°C
TA = -10 to 85°C -1.9(3) - 2.3(3)
ACCHSI Accuracy of the HSI oscillator TA = 0 to 85°C -1.9(3) - 2(3) %

TA = 0 to 70°C -1.3(3) - 2(3)
TA = 0 to 55°C -1(3) - 2(3)
TA = 25°C(4) -1 - 1
tsu(HSI) HSI oscillator startup time - 1(2) - 2(2) µs
HSI oscillator power
IDDA(HSI) - - 80 100(2) µA
consumption
1. VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.
4. Factory calibrated, parts not soldered.
78/142 DocID025186 Rev 6

Figure 18. HSI oscillator accuracy characterization results for soldered parts
."9
.*/

5<$>
"

069
Low-speed internal (LSI) RC oscillator
Table 45. LSI oscillator characteristics(1)

Symbol Parameter Min Typ Max Unit
fLSI Frequency 30 40 50 kHz

(2)
tsu(LSI) LSI oscillator startup time - - 85 µs
IDD(LSI)(2) LSI oscillator power consumption - 0.75 1.2 µA
1. VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.
DocID025186 Rev 6 79/142

122
6.3.9 PLL characteristics

temperature and supply voltage conditions summarized in Table 24.
Table 46. PLL characteristics

Value
Symbol Parameter Unit
Min Typ Max
PLL input clock(1) 1(2) - 24(2) MHz

fPLL_IN
PLL input clock duty cycle 40(2) - 60 (2)
%
(2)
fPLL_OUT PLL multiplier output clock 16 - 72 MHz
tLOCK PLL lock time - - 200(2) µs
Jitter Cycle-to-cycle jitter - - 300(2) ps
1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
6.3.10 Memory characteristics

Flash memory
The characteristics are given at TA = –40 to 105 °C unless otherwise specified.
Table 47. Flash memory characteristics

Symbol Parameter Conditions Min Typ Max(1) Unit
tprog 16-bit programming time TA = –40 to +105 °C 40 53.5 60 µs

tERASE Page (2 KB) erase time TA = –40 to +105 °C 20 - 40 ms
tME Mass erase time TA = –40 to +105 °C 20 - 40 ms
Write mode - - 10 mA
IDD Supply current
Erase mode - - 12 mA
Table 48. Flash memory endurance and data retention

Value
Min(1)
TA = –40 to +85 °C (6 suffix versions)

NEND Endurance 10 kcycles
TA = –40 to +105 °C (7 suffix versions)
1 kcycle(2) at TA = 85 °C 30
tRET Data retention 1 kcycle(2) at TA = 105 °C 10 Years
(2)
10 kcycles at TA = 55 °C 20
2. Cycling performed over the whole temperature range.
80/142 DocID025186 Rev 6

6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.
Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports).
the device is stressed by two electromagnetic events until a failure occurs. The failure is
indicated by the LEDs:
• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until
a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and
VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is
compliant with the IEC 61000-4-4 standard.
A device reset allows normal operations to be resumed.
The test results are given in Table 49. They are based on the EMS levels and classes
defined in the application note AN1709.
Table 49. EMS characteristics

Level/
Symbol Parameter Conditions
Class
VDD = 3.3 V, LQFP100, TA = +25°C,

Voltage limits to be applied on any I/O pin to
VFESD fHCLK = 72 MHz 3B
induce a functional disturbance
conforms to IEC 61000-4-2
Fast transient voltage burst limits to be VDD = 3.3 V, LQFP100, TA = +25°C,
VEFTB applied through 100 pF on VDD and VSS fHCLK = 72 MHz 4A
pins to induce a functional disturbance conforms to IEC 61000-4-4
Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical
application environment and simplified MCU software. It should be noted that good EMC
performance is highly dependent on the user application and the software in particular.
Therefore it is recommended that the user applies EMC software optimization and
prequalification tests in relation with the EMC level requested for his application.
Software recommendations
The software flowchart must include the management of runaway conditions such as:
• Corrupted program counter
• Unexpected reset
• Critical Data corruption (control registers...)
DocID025186 Rev 6 81/142

122
Prequalification trials
Most of the common failures (unexpected reset and program counter corruption) can be
reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1
second.
To complete these trials, ESD stress can be applied directly on the device, over the range of
specification values. When unexpected behavior is detected, the software can be hardened
to prevent unrecoverable errors occurring (see application note AN1015).
Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is
executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with
IEC 61967-2 standard which specifies the test board and the pin loading.
Table 50. EMI characteristics

Max vs. [fHSE/fHCLK]
Monitored
frequency band
8/72 MHz
0.1 to 30 MHz 7
VDD = 3.6 V, TA = 25 °C,
LQFP100 package 30 to 130 MHz 20 dBµV
SEMI Peak level
compliant with IEC 130 MHz to 1GHz 27
61967-2
SAE EMI Level 4 -
6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is
stressed in order to determine its performance in terms of electrical sensitivity.
Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are
applied to the pins of each sample according to each pin combination. The sample size
depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test
conforms to the JESD22-A114, ANSI/ESD STM5.3.1 standard.
Table 51. ESD absolute maximum ratings

Maximum
Symbol Ratings Conditions Class Unit
value(1)
Electrostatic
TA = +25 °C, conforming
VESD(HBM) discharge voltage 2 2000
to JESD22-A114
(human body model)
TA = +25 °C, conforming WLCSP100
3 250 V
Electrostatic to ANSI/ESD STM5.3.1 package
VESD(CDM) discharge voltage Packages
(charge device model) except 4 500
WLCSP100
82/142 DocID025186 Rev 6

Static latch-up
Two complementary static tests are required on six parts to assess the latch-up
performance:
• A supply overvoltage is applied to each power supply pin
• A current injection is applied to each input, output and configurable I/O pin
These tests are compliant with EIA/JESD 78A IC latch-up standard.
Table 52. Electrical sensitivities

Symbol Parameter Conditions Class
LU Static latch-up class TA = +105 °C conforming to JESD78A II level A
6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below VSS or
above VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product
operation. However, in order to give an indication of the robustness of the microcontroller in
cases when abnormal injection accidentally happens, susceptibility tests are performed on a
sample basis during device characterization.
Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting
current into the I/O pins programmed in floating input mode. While current is injected into
the I/O pin, one at a time, the device is checked for functional failures.
The failure is indicated by an out of range parameter: ADC error above a certain limit (higher
than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out
of –5 µA/+0 µA range), or other functional failure (for example reset occurrence or oscillator
frequency deviation).
The test results are given in Table 53.
DocID025186 Rev 6 83/142

122
Table 53. I/O current injection susceptibility

Functional susceptibility
Symbol Description Unit
Negative Positive
injection injection
Injected current on BOOT0 –0 NA

Injected current on PC0, PC1, PC2, PC3, PF2, PA0,
PA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5,
–5 -
PB2 with induced leakage current on other pins from this
group less than -50 µA
Injected current on PB0, PB1, PE7, PE8, PE9, PE10,
PE11, PE12, PE13, PE14, PE15, PB12, PB13, PB14,
PB15, PD8, PD9, PD10, PD11, PD12, PD13, PD14 with –5 -
induced leakage current on other pins from this group
IINJ less than -50 µA mA
Injected current on PC0, PC1, PC2, PC3, PF2, PA0,
PA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5,
PB2, PB0, PB1, PE7, PE8, PE9, PE10, PE11, PE12,
PE13, PE14, PE15, PB12, PB13, PB14, PB15, PD8, - +5
PD9, PD10, PD11, PD12, PD13, PD14 with induced
leakage current on other pins from this group less than
400 µA
Injected current on any other FT and FTf pins –5 NA
Injected current on any other pins –5 +5
Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may
potentially inject negative currents.
84/142 DocID025186 Rev 6

6.3.14 I/O port characteristics

General input/output characteristics
Unless otherwise specified, the parameters given in Table 54 are derived from tests
performed under the conditions summarized in Table 24. All I/Os are CMOS and TTL
compliant.
Table 54. I/O static characteristics

TC and TTa I/O - - 0.3 VDD+0.07 (1)
Low level input FT and FTf I/O - - 0.475 VDD-0.2 (1)

VIL
voltage BOOT0 - - 0.3 VDD–0.3 (1)
All I/Os except BOOT0 - - 0.3 VDD (2)
V
TC and TTa I/O 0.445 VDD+0.398 (1) - -
High level input FT and FTf I/O 0.5 VDD+0.2 (1) - -

VIH
voltage BOOT0 0.2 VDD+0.95 (1)
- -
(2)
All I/Os except BOOT0 0.7 VDD - -
(1)
TC and TTa I/O - 200 -
Schmitt trigger
Vhys FT and FTf I/O - 100 (1) - mV
hysteresis
(1)
BOOT0 - 300 -
TC, FT and FTf I/O
TTa I/O in digital mode - - ±0.1
VSS ≤VIN ≤VDD
TTa I/O in digital mode
Input leakage - - 1
Ilkg VDD ≤VIN ≤VDDA µA
current (3)
TTa I/O in analog mode
- - ±0.2
VSS ≤VIN ≤VDDA
FT and FTf I/O(4)
- - 10
VDD ≤VIN ≤5 V
Weak pull-up
RPU VIN = VSS 25 40 55 kΩ
equivalent resistor(5)
Weak pull-down
RPD VIN = VDD 25 40 55 kΩ
equivalent resistor(5)
CIO I/O pin capacitance - - 5 - pF
1. Data based on design simulation.
2. Tested in production.
3. Leakage could be higher than the maximum value. if negative current is injected on adjacent pins. Refer to Table 53: I/O
current injection susceptibility.
4. To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled.
5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This
PMOS/NMOS contribution to the series resistance is minimum (~10% order).
DocID025186 Rev 6 85/142

122
All I/Os are CMOS and TTL compliant (no software configuration required). Their
characteristics cover more than the strict CMOS-technology or TTL parameters. The
coverage of these requirements is shown in Figure 19 and Figure 20 for standard I/Os.
Figure 19. TC and TTa I/O input characteristics - CMOS port

9,/9,+9
''
9

,+PLQ
HPHQWV9
GDUGUHTXLU QV
6VWDQ 9 '' ODWLR
&02 LJQVLPX
9,+PLQ 9 ,+PLQ

Q G HV
FWLRQ %D VHGR
LQ SURGX
7HVWHG LPXODWLR
QV
'
9 'HVLJQV
9 ,/PD[ Q G
%D VHGR
$UHDQRWGHWHUPLQHG
&026VWDQGDUGUHTXLUHPHQWV9,/PD[ 9''
9,/PD[ Q
GXFWLR
7HVWHGLQSUR
9''9

069
Figure 20. TC and TTa I/O input characteristics - TTL port
9,/9,+9
QV
R
9 '' LPXODWL
77/VWDQGDUGUHTXLUHPHQWV9,+PLQ 9 QV
9,+PLQ 9 ,+PLQ RQGHVLJ
G
%DVH
V
'
XODWLRQ
9 ' VLJQVLP
9 ,/ P D [
G H
GRQ
$UHDQRWGHWHUPLQHG %DVH
9,/PD[
77/VWDQGDUGUHTXLUHPHQWV9,/PD[ 9
9''9

069
86/142 DocID025186 Rev 6

Figure 21. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port
9,/9,+9
9''
9,+PLQ XODWLRQV
LUHPHQWV '
QGDUGUHTX 9 'VLJQVLP
&026VWD 9 ,+PLQ H
RQG
URGXFWLRQ % DVHG
7HVWHGLQS
ODWLRQV
9
'' X
$UHDQRWGHWHUPLQHG LJQVLP
9 ,/PD[ RQGHV
V H G
%D
&026VWDQGDUGUHTXLUHPHQWV9,/PD[ 9''
GXFWLRQ
7HVWHGLQSUR

9''9

069
Figure 22. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port
9,/9,+9
QV
' ODWLR
77/VWDQGDUGUHTXLUHPHQWV9,+PLQ 9 9 ' QVLPX
9 ,+PLQ QGHVLJ
GR
%DVH
$UHDQRWGHWHUPLQHG XODWLRQV
9 ''
LJQVLP
9 ,/PLQ GRQGHV
%DVH

77/VWDQGDUGUHTXLUHPHQWV9,/PD[ 9

9''9

069
DocID025186 Rev 6 87/142

122
Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or
source up to +/- 20 mA (with a relaxed VOL/VOH).
In the user application, the number of I/O pins which can drive current must be limited to
respect the absolute maximum rating specified in Section 6.2:
• The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run
consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating
ΣIVDD (see Table 22).
• The sum of the currents sunk by all the I/Os on VSS plus the maximum Run
consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating
ΣIVSS (see Table 22).
Output voltage levels

performed under ambient temperature and VDD supply voltage conditions summarized in
Table 24. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL
compliant.
Table 55. Output voltage characteristics

VOL(1) Output low level voltage for an I/O pin CMOS port(2) - 0.4
IIO = +8 mA
VOH(3) Output high level voltage for an I/O pin 2.7 V < VDD < 3.6 V VDD–0.4 -
VOL (1) Output low level voltage for an I/O pin TTL port(2) - 0.4
IIO = +8 mA
VOH (3) Output high level voltage for an I/O pin 2.7 V < VDD < 3.6 V 2.4 -
VOL(1)(4) Output low level voltage for an I/O pin IIO = +20 mA - 1.3 V
VOH(3)(4) Output high level voltage for an I/O pin 2.7 V < VDD < 3.6 V VDD–1.3 -
VOL(1)(4) Output low level voltage for an I/O pin IIO = +6 mA - 0.4
VOH(3)(4) Output high level voltage for an I/O pin 2 V < VDD < 2.7 V VDD–0.4 -
Output low level voltage for an FTf I/O pin in IIO = +20 mA
VOLFM+(1)(4) - 0.4
FM+ mode 2.7 V < VDD < 3.6 V
1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 22 and the sum of
IIO (I/O ports and control pins) must not exceed ΣIIO(PIN).
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. The IIO current sourced by the device must always respect the absolute maximum rating specified in Table 22 and the sum
of IIO (I/O ports and control pins) must not exceed ΣIIO(PIN).
4. Data based on design simulation.
88/142 DocID025186 Rev 6

Input/output AC characteristics
The definition and values of input/output AC characteristics are given in Figure 23 and
Table 56, respectively.
Unless otherwise specified, the parameters given are derived from tests performed under
ambient temperature and VDD supply voltage conditions summarized in Table 24.
Table 56. I/O AC characteristics(1)

OSPEEDRy [1:0]
value(1)
fmax(IO)out Maximum frequency(2) CL = 50 pF, VDD = 2 V to 3.6 V - 2(3) MHz

Output high to low level
tf(IO)out - 125(3)
x0 fall time
CL = 50 pF, VDD = 2 V to 3.6 V ns
Output low to high level
tr(IO)out - 125(3)
rise time
fmax(IO)out Maximum frequency(2) CL = 50 pF, VDD = 2 V to 3.6 V - 10(3) MHz
tf(IO)out - 25(3)
01 fall time
CL = 50 pF, VDD = 2 V to 3.6 V ns
tr(IO)out - 25(3)
rise time
CL = 30 pF, VDD = 2.7 V to 3.6 V - 50(3) MHz
fmax(IO)out Maximum frequency(2) CL = 50 pF, VDD = 2.7 V to 3.6 V - 30(3) MHz
CL = 50 pF, VDD = 2 V to 2.7 V - 20(3) MHz
CL = 30 pF, VDD = 2.7 V to 3.6 V - 5(3)
11 tf(IO)out CL = 50 pF, VDD = 2.7 V to 3.6 V - 8(3)
fall time
CL = 50 pF, VDD = 2 V to 2.7 V - 12(3)
ns
CL = 30 pF, VDD = 2.7 V to 3.6 V - 5(3)
tr(IO)out CL = 50 pF, VDD = 2.7 V to 3.6 V - 8(3)
rise time
CL = 50 pF, VDD = 2 V to 2.7 V - 12(3)
fmax(IO)out Maximum frequency(2) - 2(4) MHz
FM+ tf(IO)out - 12(4)
fall time CL = 50 pF, VDD = 2 V to 3.6 V
configuration(4) ns
tr(IO)out - 34(4)
rise time
Pulse width of external
- tEXTIpw signals detected by the - 10(3) - ns
EXTI controller
1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0365 reference manual for a description of
GPIO Port configuration register.
2. The maximum frequency is defined in Figure 23.
4. The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F302xx STM32F312xx reference manual
RM0365 for a description of FM+ I/O mode configuration.
DocID025186 Rev 6 89/142

122
Figure 23. I/O AC characteristics definition

%84%2.!, TR)/ OUT TF)/ OUT

/54054
/.P& 4
-AXIMUMFREQUENCYISACHIEVEDIFT RTF 4ANDIFTHEDUTYCYCLEIS

WHENLOADEDBYP&

AIC
6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 54).
performed under ambient temperature and VDD supply voltage conditions summarized in
Table 24.
Table 57. NRST pin characteristics

0.3VDD+
VIL(NRST)(1) NRST Input low level voltage - - -
0.07(1)
V
0.445VDD+
VIH(NRST)(1) NRST Input high level voltage - - -
0.398(1)
Vhys(NRST) NRST Schmitt trigger voltage hysteresis - - 200 - mV
RPU Weak pull-up equivalent resistor(2) VIN = VSS 25 40 55 kΩ
VF(NRST)(1) NRST Input filtered pulse - - - 100(1) ns
VNF(NRST)(1) NRST Input not filtered pulse - 500 (1)
- - ns
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series
resistance must be minimum (~10% order).
90/142 DocID025186 Rev 6

Figure 24. Recommended NRST pin protection
9''
([WHUQDO
UHVHWFLUFXLWU\
538
,QWHUQDOUHVHW
1567
)LOWHU
)
069
1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in
Table 57. Otherwise the reset will not be taken into account by the device.
6.3.16 Timer characteristics

The parameters given in Table 58 are guaranteed by design.
Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate
function characteristics (output compare, input capture, external clock, PWM output).
Table 58. TIMx(1)(2) characteristics

- 1 - tTIMxCLK
fTIMxCLK = 72 MHz 13.9 - ns

tres(TIM) Timer resolution time
fTIM1CLK = 144 MHz
6.95 - ns
Timer external clock - 0 fTIMxCLK/2 MHz

fEXT
frequency on CH1 to CH4 fTIMxCLK = 72 MHz 0 36 MHz
TIMx (except TIM2) - 16
ResTIM Timer resolution bit
TIM2 - 32
- 1 65536 tTIMxCLK
fTIMxCLK = 72 MHz 0.0139 910 µs

tCOUNTER 16-bit counter clock period
fTIM1CLK = 144 MHz
0.0069 455 µs
- - 65536 × 65536 tTIMxCLK
Maximum possible count fTIMxCLK = 72 MHz - 59.65 s

tMAX_COUNT
with 32-bit counter
fTIM1CLK = 144 MHz
- 29.825 s
1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4, TIM15, TIM16 and TIM17 timers.
DocID025186 Rev 6 91/142

122
Table 59. IWDG min/max timeout period at 40 kHz (LSI) (1)

Min timeout (ms) RL[11:0]= Max timeout (ms) RL[11:0]=
Prescaler divider PR[2:0] bits
0x000 0xFFF
/4 0 0.1 409.6
/8 1 0.2 819.2
/16 2 0.4 1638.4
/32 3 0.8 3276.8
/64 4 1.6 6553.6
/128 5 3.2 13107.2
/256 7 6.4 26214.4
1. These timings are given for a 40 kHz clock but the microcontroller’s internal RC frequency can vary from 30
to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing
of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.
Table 60. WWDG min-max timeout value @72 MHz (PCLK)(1)

Prescaler WDGTB Min timeout value Max timeout value
1 0 0.05687 3.6409
2 1 0.1137 7.2817
4 2 0.2275 14.564
8 3 0.4551 29.127
92/142 DocID025186 Rev 6

6.3.17 Communications interfaces

I2C interface characteristics
The I2C interface meets the timings requirements of the I2C-bus specification and user
manual rev.03 for:
• Standard-mode (Sm) : with a bit rate up to 100 Kbits/s
• Fast-mode (Fm) : with a bit rate up to 400 Kbits/s
• Fast-mode Plus (Fm+) : with a bit rate up to 1Mbits/s
The I2C timings requirements are guaranteed by design when the I2C peripheral is properly
configured (refer to Reference manual).
The SDA and SCL I/O requirements are met with the following restrictions: the SDA and
SCL I/O pins are “true” open-drain. When configured as open-drain, the PMOS connected
between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support
Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port
characteristics.
All I2C I/Os embed an analog filter. refer to theTable 62: I2C analog filter characteristics.
Table 61. I2C timings specification (see I2C specification, rev.03, June 2007)(1)
Standard mode Fast mode Fast Mode Plus
Symbol Parameter Unit
Min Max Min Max Min Max
fSCL SCL clock frequency 0 100 0 400 0 1000 KHz

tLOW Low period of the SCL clock 4.7 - 1.3 - 0.5 - µs
tHIGH High Period of the SCL clock 4 0.6 0.26 - µs
Rise time of both SDA and SCL
tr - 1000 - 300 - 120 ns
signals
Fall time of both SDA and SCL
tf - 300 - 300 - 120 ns
signals
tHD;DAT Data hold time 0 - 0 - 0 - µs
tVD;DAT Data valid time - 3.45(2) - 0.9(2) - 0.45(2) µs
tVD;ACK Data valid acknowledge time - 3.45(2) - 0.9(2) - 0.45(2) µs
tSU;DAT Data setup time 250 - 100 - 50 - ns
Hold time (repeated) START
tHD:STA 4.0 - 0.6 - 0.26 - µs
condition
Set-up time for a repeated START
tSU:STA 4.7 - 0.6 - 0.26 µs
condition
tSU:STO Set-up time for STOP condition 4.0 - 0.6 - 0.26 - µs
Bus free time between a
tBUF 4.7 - 1.3 - 0.5 - µs
STOP and START condition
Cb Capacitive load for each bus line - 400 - 400 - 550 pF
Pulse width of spikes that are
tSP suppressed by the analog filter for 0 50(3) 0 50(3) - - ns
Standard and Fast mode
DocID025186 Rev 6 93/142

122
1. The I2C characteristics are the requirements from I2C bus specification rev03. They are guaranteed by design when
I2Cx_TIMING register is correctly programmed (Refer to the RM0365 reference manual).
2. The maximum tHD;DAT could be 3.45 µs, 0.9 µs and 0.45 µs for standard mode, fast mode and fast mode plus, but must
be less than the maximum of tVD;DAT or tVD;ACK by a transition time.
3. The minimum width of the spikes filtered by the analog filter is above tSP(max).
Table 62. I2C analog filter characteristics(1)

Symbol Parameter Min Max Unit
Pulse width of spikes that are

tAF 50 260 ns
suppressed by the analog filter
Figure 25. I2C bus AC waveforms and measurement circuit
9''B,& 9''B,&
5S 5S 0&8
5V
6'$
,&EXV 5V
6&/
UG US U 46%"5

4%" DPOUJOVFE
UG U )%%"5 US U )*() U 7%%"5

4$-
DPOUJOVFE

U )%45" U -08 UIDMPDL

G4$-
4
TUDMPDLDZDMF U #6'
4%"
U 4645" U )%45" U 7%"$, U 46450

U 41
4$-
4S 1 4
UIDMPDL
069
1. Rs: Series protection resistors, Rp: Pull-up resistors, VDD_I2C: I2C bus supply.
94/142 DocID025186 Rev 6

SPI/I2S characteristics
Unless otherwise specified, the parameters given in Table 63 for SPI or in Table 64 for I2S
are derived from tests performed under ambient temperature, fPCLKx frequency and VDD
supply voltage conditions summarized in Table 24.
Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).
Table 63. SPI characteristics(1)

Master mode, SPI1

24
2.7<VDD<3.6
Slave mode, SPI1
24
fSCK 2.7<VDD<3.6
SPI clock frequency - - MHz
1/tc(SCK) Master mode, SPI1/2/3
18
2<VDD<3.6
Slave mode, SPI1/2/3
18
2<VDD<3.6
DuCy(SCK) Duty cycle of SPI clock frequency Slave mode 30 50 70 %
tsu(NSS) NSS setup time Slave mode, SPI presc = 2 4*Tpclk - -
th(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - -
tw(SCKH)
SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+2
tw(SCKL)
tsu(MI) Master mode 5.5 - -
Data input setup time
tsu(SI) Slave mode 6.5 - -
th(MI) Master mode 5 - -
Data input hold time
th(SI) Slave mode 5 - -
ns
ta(SO) Data output access time Slave mode 0 - 4*Tpclk
tdis(SO) Data output disable time Slave mode 0 - 24
Slave mode - 12 27
tv(SO) Slave mode, SPI1
Data output valid time - 12 18
2.7<VDD<3.6V
tv(MO) Master mode - 1.5 3
th(SO) Slave mode 11 - -
Data output hold time
th(MO) Master mode 0 - -
DocID025186 Rev 6 95/142

122
Figure 26. SPI timing diagram - slave mode and CPHA = 0
166LQSXW
W68166 WF6&. WK166
&3+$
6&.,QSXW
&32/
WZ6&.+
&3+$ WZ6&./
&32/
W962 WK62 WU6&. WGLV62
WD62 WI6&.
0,62 06%287 %,7287 /6%287

287387
WVX6,
026,
,1387 06%,1 %,7,1 /6%,1
WK6,
DLF
Figure 27. SPI timing diagram - slave mode and CPHA = 1(1)
166LQSXW
W68166 WF6&. WK166
&3+$
6&.,QSXW
&32/
WZ6&.+
&3+$ WZ6&./
&32/
WY62 WK62 WU6&. WGLV62
WD62 WI6&.
0,62
287 3 87 06 % 2 87 %, 7 287 /6% 287
WVX6, WK6,
026,
0 6% ,1 % , 7 ,1 /6% ,1
, 1387
DL
1. Measurement points are done at 0.5VDD and with external CL = 30 pF.
96/142 DocID025186 Rev 6

Figure 28. SPI timing diagram - master mode(1)
+LJK
166LQSXW
WF6&.
6&.2XWSXW
&3+$
&32/
&3+$
&32/
6&.2XWSXW
&3+$
&32/
&3+$
&32/
WZ6&.+ WU6&.
WVX0, WZ6&./ WI6&.
0,62
,13 87 06%,1 %,7,1 /6%,1
WK0,
026,
06%287 % , 7287 /6%287
287387
WY02 WK02
DLF
1. Measurement points are done at 0.5VDD and with external CL = 30 pF.
DocID025186 Rev 6 97/142

122
Table 64. I2S characteristics(1)

Master data: 16 bits,

fCK 1.496 1.503
I2S clock frequency audio freq=48 kHz MHz
1/tc(CK)
Slave 0 12.288
2
tr(CK) I S clock rise and fall Capacitive load
- 8
tf(CK) time CL = 30 pF
tw(CKH) I2S clock high time Master fPCLK= 36 MHz, 331 -
audio frequency =
tw(CKL) I2S clock low time 48 kHz 332 -
ns
tv(WS) WS valid time Master mode 4 -
th(WS) WS hold time Master mode 4 -
tsu(WS) WS setup time Slave mode 4 -
th(WS) WS hold time Slave mode 0 -
2S
I slave input clock
Duty Cycle Slave mode 30 70 %
duty cycle
tsu(SD_MR) Data input setup time Master receiver 9 -
tsu(SD_SR) Data input setup time Slave receiver 2 -
th(SD_MR) Master receiver 0 -
Data input hold time
th(SD_SR) Slave receiver 0 -
Slave transmitter
tv(SD_ST) Data output valid time - 29
(after enable edge) ns
Slave transmitter
th(SD_ST) Data output hold time 12 -
(after enable edge)
Master transmitter
tv(SD_MT) Data output valid time - 3
(after enable edge)
Master transmitter
th(SD_MT) Data output hold time 2 -
(after enable edge)
98/142 DocID025186 Rev 6

Figure 29. I2S slave timing diagram (Philips protocol)(1)
WF&.
&32/
&.,QSXW
&32/
WZ&.+ WZ&./ WK:6
:6LQSXW
WVX:6 WY6'B67 WK6'B67

6'WUDQVPLW
/6%WUDQVPLW 06%WUDQVPLW %LWQWUDQVPLW /6%WUDQVPLW
WVX6'B65 WK6'B65
6'UHFHLYH /6%UHFHLYH 06%UHFHLYH %LWQUHFHLYH /6%UHFHLYH
DLE
1. Measurement points are done at 0.5VDD and with external CL=30 pF.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
byte.
Figure 30. I2S master timing diagram (Philips protocol)(1)
TF#+ TR#+
TC#+
#+OUTPUT
#0/,
TW#+(
#0/,
TV73 TW#+, TH73
73OUTPUT
TV3$?-4 TH3$?-4
3$TRANSMIT ,3"TRANSMIT -3"TRANSMIT "ITNTRANSMIT ,3"TRANSMIT
TSU3$?-2 TH3$?-2
3$RECEIVE ,3"RECEIVE -3"RECEIVE "ITNRECEIVE ,3"RECEIVE
AIB
1. Measurement points are done at 0.5VDD and with external CL=30 pF.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
byte.
DocID025186 Rev 6 99/142

122
USB characteristics
Table 65. USB startup time

Symbol Parameter Max Unit
tSTARTUP(1) USB transceiver startup time 1 µs

Table 66. USB DC electrical characteristics

Symbol Parameter Conditions Min.(1) Max.(1) Unit
Input levels
VDD USB operating voltage(2) - 3.0(3) 3.6 V

VDI(4) Differential input sensitivity I(USB_DP, USB_DM) 0.2 -
VCM(4) Differential common mode range Includes VDI range 0.8 2.5 V
VSE(4) Single ended receiver threshold - 1.3 2.0
Output levels
VOL Static output level low RL of 1.5 kΩ to 3.6 V(5) - 0.3

V
VOH Static output level high RL of 15 kΩ to VSS(5) 2.8 3.6
1. All the voltages are measured from the local ground potential.
2. To be compliant with the USB 2.0 full-speed electrical specification, the USB_DP (D+) pin should be pulled
up with a 1.5 kΩ resistor to a 3.0-to-3.6 V voltage range.
3. The STM32F302xB/STM32F302xC USB functionality is ensured down to 2.7 V but not the full USB
electrical characteristics which are degraded in the 2.7-to-3.0 V VDD voltage range.
5. RL is the load connected on the USB drivers.
Figure 31. USB timings: definition of data signal rise and fall time
&URVVRYHU
SRLQWV
'LIIHUHQWLDO
GDWDOLQHV
9&56
966
WI WU
DL
100/142 DocID025186 Rev 6

Table 67. USB: Full-speed electrical characteristics(1)

Driver characteristics
tr Rise time(2) CL = 50 pF 4 - 20 ns
(2)
tf Fall time CL = 50 pF 4 - 20 ns
trfm Rise/ fall time matching tr/tf 90 - 110 %
VCRS Output signal crossover voltage - 1.3 - 2.0 V
Output driver
Z driving high and low 28 40 44 Ω
Impedance(3) DRV
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter
7 (version 2.0).
3. No external termination series resistors are required on USB_DP (D+) and USB_DM (D-), the matching impedance is
already included in the embedded driver.
CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics (CAN_TX and CAN_RX).
DocID025186 Rev 6 101/142

122
6.3.18 ADC characteristics

Unless otherwise specified, the parameters given in Table 68 to Table 70 are guaranteed by
design, with conditions summarized in Table 24.
Table 68. ADC characteristics

Analog supply voltage for

VDDA - 2 - 3.6 V
ADC
Single-ended mode,
- 907 1033.0
5 MSPS
Single-ended mode,
- 194 285.5
1 MSPS
Single-ended mode,
ADC current consumption on - 51.5 70
200 KSPS
IDDA VDDA pin µA
(see Figure 32) Differential mode,
- 887.5 1009
5 MSPS
Differential mode,
- 212 285
1 MSPS
Differential mode,
- 51 69.5
200 KSPS
VREF+ Positive reference voltage - 2 - VDDA
V
VREF- Negative reference voltage - - 0 -
Single-ended mode,
- 104 139
5 MSPS
Single-ended mode,
- 20.4 37
1 MSPS
Single-ended mode,
ADC current consumption on - 3.3 11.3
200 KSPS
IREF VREF+ pin µA
(see Figure 33) Differential mode,
- 174 235
5 MSPS
Differential mode,
- 34.6 52.6
1 MSPS
Differential mode,
- 6 13.6
200 KSPS
fADC ADC clock frequency - 0.14 - 72 MHz
Resolution = 12 bits,
0.01 - 5.14
Fast Channel
0.012 - 6
Fast Channel
fS(1) Sampling rate MSPS
0.014 - 7.2
Fast Channel
0.0175 - 9
Fast Channel
102/142 DocID025186 Rev 6

Table 68. ADC characteristics (continued)

fADC = 72 MHz
- - 5.14 MHz
fTRIG(1) External trigger frequency Resolution = 12 bits
Resolution = 12 bits - - 14 1/fADC
(2)
VAIN Conversion voltage range - 0 - VREF+ V
RAIN(1) External input impedance - - - 100 kΩ
Internal sample and hold
CADC(1) - - 5 - pF
capacitor
tSTAB(1) Power-up time - 0 0 1 µs
fADC = 72 MHz 1.56 µs
tCAL(1) Calibration time
- 112 1/fADC
CKMODE = 00 1.5 2 2.5 1/fADC
Trigger conversion latency
Regular and injected CKMODE = 01 - - 2 1/fADC
tlatr(1)
channels without conversion CKMODE = 10 - - 2.25 1/fADC
abort
CKMODE = 11 - - 2.125 1/fADC
CKMODE = 00 2.5 3 3.5 1/fADC
Trigger conversion latency CKMODE = 01 - - 3 1/fADC
tlatrinj(1) Injected channels aborting a
regular conversion CKMODE = 10 - - 3.25 1/fADC
CKMODE = 11 - - 3.125 1/fADC
fADC = 72 MHz 0.021 - 8.35 µs
tS(1) Sampling time
- 1.5 - 601.5 1/fADC
TADCVREG ADC Voltage Regulator
(1) - - - 10 µs
_STUP Start-up time
fADC = 72 MHz
0.19 - 8.52 µs
Total conversion time Resolution = 12 bits
tCONV(1)
(including sampling time) 14 to 614 (tS for sampling + 12.5 for
Resolution = 12 bits 1/fADC
successive approximation)
1. Data guaranteed by design.
2. VREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package.
Refer to Section 4: Pinouts and pin description for further details.
DocID025186 Rev 6 103/142

122
Figure 32. ADC typical current consumption on VDDA pin

$'&FXUUHQWFRQVXPSWLRQ$

6LQJOHHQGHGPRGH
'LIIHUHQWLDOPRGH

&ORFNIUHTXHQF\0636
069
Figure 33. ADC typical current consumption on VREF+ pin

6LQJOHHQGHGPRGH
$'&FXUUHQWFRQVXPSWLRQ$

'LIIHUHQWLDOPRGH

&ORFNIUHTXHQF\0636
069
104/142 DocID025186 Rev 6

Table 69. Maximum ADC RAIN (1)

RAIN max (kΩ)
Sampling Sampling
Resolution cycle @ time [ns] @
Slow Other
72 MHz 72 MHz Fast channels(2)
channels channels(3)
1.5 20.83 0.018 NA NA

2.5 34.72 0.150 NA 0.022
4.5 62.50 0.470 0.220 0.180
7.5 104.17 0.820 0.560 0.470
12 bits
19.5 270.83 2.70 1.80 1.50
61.5 854.17 8.20 6.80 4.70
181.5 2520.83 22.0 18.0 15.0
601.5 8354.17 82.0 68.0 47.0
1.5 20.83 0.082 NA NA
2.5 34.72 0.270 0.082 0.100
4.5 62.50 0.560 0.390 0.330
7.5 104.17 1.20 0.82 0.68
10 bits
19.5 270.83 3.30 2.70 2.20
61.5 854.17 10.0 8.2 6.8
181.5 2520.83 33.0 27.0 22.0
601.5 8354.17 100.0 82.0 68.0
1.5 20.83 0.150 NA 0.039
2.5 34.72 0.390 0.180 0.180
4.5 62.50 0.820 0.560 0.470
7.5 104.17 1.50 1.20 1.00
8 bits
19.5 270.83 3.90 3.30 2.70
61.5 854.17 12.00 12.00 8.20
181.5 2520.83 39.00 33.00 27.00
601.5 8354.17 100.00 100.00 82.00
1.5 20.83 0.270 0.100 0.150
2.5 34.72 0.560 0.390 0.330
4.5 62.50 1.200 0.820 0.820
7.5 104.17 2.20 1.80 1.50
6 bits
19.5 270.83 5.60 4.70 3.90
61.5 854.17 18.0 15.0 12.0
181.5 2520.83 56.0 47.0 39.0
601.5 8354.17 100.00 100.0 100.0
DocID025186 Rev 6 105/142

122
2. All fast channels, expect channels on PA2, PA6.

3. Channels available on PA2, PA6.
Table 70. ADC accuracy - limited test conditions, 100-pin packages (1)(2)
Min Max
Symbol Parameter Conditions (3) Typ (3) Unit
Fast channel 5.1 Ms - ±3.5 ±4.5

Single ended
Total Slow channel 4.8 Ms - ±4 ±4.5
ET unadjusted
error Fast channel 5.1 Ms - ±3 ±3
Differential
Slow channel 4.8 Ms - ±3 ±3
Fast channel 5.1 Ms - ±1 ±1.5
Single ended
Slow channel 4.8 Ms - ±1 ±2.5
EO Offset error
Differential
Fast channel 5.1 Ms - ±3 ±4
Single ended
Slow channel 4.8 Ms - ±3.5 ±4
EG Gain error LSB
Fast channel 5.1 Ms - ±1.5 ±2.5
Differential
ADC clock freq. ≤ 72 MHz Fast channel 5.1 Ms - ±1 ±1.5
Sampling freq. ≤ 5 Msps Single ended
Differential Slow channel 4.8 Ms - ±1 ±1.5
ED linearity VDDA = VREF+ = 3.3 V
error 25°C Fast channel 5.1 Ms - ±1 ±1
Differential
100-pin package Slow channel 4.8 Ms - ±1 ±1
Fast channel 5.1 Ms - ±1.5 ±2
Single ended
Integral Slow channel 4.8 Ms - ±1.5 ±3
EL linearity
error Fast channel 5.1 Ms - ±1 ±1.5
Differential
Fast channel 5.1 Ms 10.7 10.8 -
Single ended
Effective Slow channel 4.8 Ms 10.7 10.8 -
ENOB(4) number of bits
bits Fast channel 5.1 Ms 11.2 11.3 -
Differential
Slow channel 4.8 Ms 11.1 11.3 -
Fast channel 5.1 Ms 66 67 -
Signal-to- Single ended
noise and Slow channel 4.8 Ms 66 67 -
SINAD(4) dB
distortion Fast channel 5.1 Ms 69 70 -
ratio Differential
Slow channel 4.8 Ms 69 70 -
106/142 DocID025186 Rev 6

Table 70. ADC accuracy - limited test conditions, 100-pin packages (1)(2) (continued)
Min Max

Single ended
Signal-to- Slow channel 4.8 Ms 66 67 -
SNR(4)
noise ratio ADC clock freq. ≤ 72 MHz Fast channel 5.1 Ms 69 70 -
Sampling freq ≤ 5 Msps Differential
VDDA = VREF+ = 3.3 V dB
Fast channel 5.1 Ms - -76 -76
25°C Single ended
Total 100-pin package Slow channel 4.8 Ms - -76 -76
THD(4) harmonic
distortion Fast channel 5.1 Ms - -80 -80
Differential
Slow channel 4.8 Ms - -80 -80
1. ADC DC accuracy values are measured after internal calibration.
2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
Any positive injection current within the limits specified for IINJ(PIN) and ΣIINJ(PIN) in Section 6.3.14 does not affect the ADC
accuracy.
4. Value measured with a -0.5 dB full scale 50 kHz sine wave input signal.
DocID025186 Rev 6 107/142

122
Table 71. ADC accuracy, 100-pin packages(1)(2)(3)

Symbol Parameter Conditions Min (4) Max(4) Unit
Single Fast channel 5.1 Ms - ±6.5

Total Ended Slow channel 4.8 Ms - ±6.5
ET unadjusted
error Fast channel 5.1 Ms - ±4
Differential
Slow channel 4.8 Ms - ±4
Single Fast channel 5.1 Ms - ±3

Ended Slow channel 4.8 Ms - ±3
EO Offset error
Fast channel 5.1 Ms - ±2
Differential

Ended Slow channel 4.8 Ms - ±6
EG Gain error LSB
ADC clock freq. ≤ 72 MHz, Differential
Sampling freq. ≤ 5 Msps Slow channel 4.8 Ms - ±3
2 V ≤ VDDA , VREF+ ≤ 3.6 V Fast channel 5.1 Ms - ±1.5
Single
Differential 100-pin package Ended Slow channel 4.8 Ms - ±1.5
ED linearity
error Fast channel 5.1 Ms - ±1.5
Differential
Slow channel 4.8 Ms - ±1.5

Integral Ended Slow channel 4.8 Ms - ±3
EL linearity
Differential
Single Fast channel 5.1 Ms 10.4 -

Effective Ended Slow channel 4.8 Ms 10.2 -
ENOB
(5) number of bits
bits Fast channel 5.1 Ms 10.8 -
Differential
Slow channel 4.8 Ms 10.8 -
108/142 DocID025186 Rev 6

Table 71. ADC accuracy, 100-pin packages(1)(2)(3) (continued)

Symbol Parameter Conditions Min (4) Max(4) Unit
Single Fast channel 5.1 Ms 64 -

Signal-to-
Ended Slow channel 4.8 Ms 63 -
SINAD noise and
(5) distortion Fast channel 5.1 Ms 67 -
ratio Differential
Slow channel 4.8 Ms 67 -
Single Fast channel 5.1 Ms 64 -

ADC clock freq. ≤ 72 MHz,
Ended Slow channel 4.8 Ms 64 -
Signal-to- Sampling freq. ≤ 5 Msps,
SNR(5) dB
noise ratio 2 V ≤ VDDA, VREF+ ≤ 3.6 V Fast channel 5.1 Ms 67 -
100-pin package Differential
Single Fast channel 5.1 Ms - -74

Total Ended Slow channel 4.8 Ms - -74
THD(5) harmonic
distortion Fast channel 5.1 Ms - -78
Differential
Slow channel 4.8 Ms - -76
accuracy.
3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.
DocID025186 Rev 6 109/142

122
Table 72. ADC accuracy - limited test conditions, 64-pin packages(1)(2)

Min Max

Single ended
Total Slow channel 4.8 Ms - ±5.5 ±6
ET unadjusted
error Fast channel 5.1 Ms - ±3.5 ±4
Differential
Single ended
EO Offset error
Differential
Single ended
EG Gain error LSB
Differential
ADC clock freq. ≤ 72 MHz Fast channel 5.1 Ms - ±1 ±1
Sampling freq. ≤ 5 Msps Single ended
Differential Slow channel 4.8 Ms - ±1 ±1
ED linearity VDDA = 3.3 V
error 25°C Fast channel 5.1 Ms - ±1 ±1
Differential
64-pin package Slow channel 4.8 Ms - ±1 ±1
Single ended
Integral Slow channel 4.8 Ms - ±2 ±3
EL linearity
error Fast channel 5.1 Ms - ±1.5 ±1.5
Differential
Fast channel 5.1 Ms 10.8 10.8 -
Single ended
Effective Slow channel 4.8 Ms 10.8 10.8 -
ENOB
(4) number of bit
bits Fast channel 5.1 Ms 11.2 11.3 -
Differential
Slow channel 4.8 Ms 11.2 11.3 -
SINAD noise and Slow channel 4.8 Ms 66 67 -
(4) dB
distortion Fast channel 5.1 Ms 69 70 -
ratio Differential
110/142 DocID025186 Rev 6

Table 72. ADC accuracy - limited test conditions, 64-pin packages(1)(2) (continued)
Min Max

Single ended
Signal-to- Slow channel 4.8 Ms 66 67 -
SNR(4)
noise ratio ADC clock freq. ≤ 72 MHz Fast channel 5.1 Ms 69 70 -
Sampling freq ≤ 5 Msps Differential
VDDA = 3.3 V dB
Fast channel 5.1 Ms - -80 -80
25°C Single ended
Total 64-pin package Slow channel 4.8 Ms - -78 -77
THD(4) harmonic
distortion Fast channel 5.1 Ms - -83 -82
Differential
Slow channel 4.8 Ms - -81 -80
accuracy.
DocID025186 Rev 6 111/142

122
Table 73. ADC accuracy, 64-pin packages(1)(2)(3)

Max
Symbol Parameter Conditions Min(4) (4) Unit
Fast channel 5.1 Ms - ±6.5

Single ended
Total Slow channel 4.8 Ms - ±6.5
ET unadjusted
Differential
Single ended
EO Offset error
Differential
Single ended
EG Gain error LSB
Differential
ADC clock freq. ≤ 72 MHz, Single ended
Differential Sampling freq. ≤ 5 Msps Slow channel 4.8 Ms - ±1.5
ED linearity
2.0 V ≤ VDDA ≤ 3.6 V Fast channel 5.1 Ms - ±1.5
error
64-pin package Differential
Single ended
Integral Slow channel 4.8 Ms - ±3.5
EL linearity
Differential
Fast channel 5.1 Ms 10.4 -
Single ended
Effective Slow channel 4.8 Ms 10.4 -
ENOB
(5) number of bits
bits Fast channel 5.1 Ms 10.8 -
Differential
Slow channel 4.8 Ms 10.8 -
Fast channel 5.1 Ms 64 -
SINAD noise and Slow channel 4.8 Ms 63 -
(5) dB
distortion Fast channel 5.1 Ms 67 -
ratio Differential
112/142 DocID025186 Rev 6

Table 73. ADC accuracy, 64-pin packages(1)(2)(3) (continued)

Max
Symbol Parameter Conditions Min(4) (4) Unit
Fast channel 5.1 Ms 64 -

Single ended
Signal-to- Slow channel 4.8 Ms 64 -
SNR(5)
noise ratio Fast channel 5.1 Ms 67 -
ADC clock freq. ≤ 72 MHz, Differential
Sampling freq ≤ 5 Msps, Slow channel 4.8 Ms 67 -
dB
2 V ≤ VDDA ≤ 3.6 V Fast channel 5.1 Ms - -75
64-pin package Single ended
Total Slow channel 4.8 Ms - -75
THD(5) harmonic
distortion Fast channel 5.1 Ms - -79
Differential
Slow channel 4.8 Ms - -78
accuracy.
3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.
Table 74. ADC accuracy at 1MSPS(1)(2)

Symbol Parameter Test conditions Typ Max(3) Unit
Fast channel ±2.5 ±5

ET Total unadjusted error
Slow channel ±3.5 ±5
Fast channel ±1 ±2.5
EO Offset error
Slow channel ±1.5 ±2.5
ADC Freq ≤ 72 MHz
Sampling Freq ≤ 1MSPS Fast channel ±2 ±3
EG Gain error LSB
2.4 V ≤ VDDA = VREF+ ≤ 3.6 V Slow channel ±3 ±4
Single-ended mode
Fast channel ±0.7 ±2
ED Differential linearity error
Fast channel ±1 ±3
EL Integral linearity error
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.. Any positive injection current
within the limits specified for IINJ(PIN) and ∑IINJ(PIN) in Section 6.3.14: I/O port characteristics does not affect the ADC
accuracy.
DocID025186 Rev 6 113/142

122
Figure 34. ADC accuracy characteristics
95() 9''$
>/6%,'($/ RUGHSHQGLQJRQSDFNDJH

(* ([DPSOHRIDQDFWX DOWUDQVIH UFXUYH

7KHLGHDOWUDQVIHUFX UYH
(QGSRLQWFRUUHODWLRQOLQH

(7 7RWDOXQDGMXVWHG(UURUPD[LPXPGHYLDWLRQ
(7 EHWZHHQWKHDFWXDODQGWKHLGHDOWUDQVIHUFXUYHV
(2 2IIVHW(UURUGHYLDWLRQEHWZHHQWKHILUVWDFWXDO
WUDQVLWLRQDQGWKHODVWDFWXDORQH
(* *DLQ(UURUGHYLDWLRQEHWZHHQWKHODVWLGHDO
WUDQVLWLRQDQGWKHODVWDFWXDORQH
(2 (/ (' 'LIIHUHQWLDO/LQHDULW\(UURUPD[LPXPGHYLDWLRQ

EHWZHHQDFWXDOVWHSVDQGWKHLGHDORQH
(' (/ ,QWHJUDO/LQHDULW\(UURUPD[LPXPGHYLDWLRQ
EHWZHHQDQ\DFWXDOWUDQVLWLRQDQGWKHHQGSRLQW
/6%,'($/ FRUUHODWLRQOLQH

966$ 9''$
DLH
Figure 35. Typical connection diagram using the ADC
9''
97 6DPSOHDQGKROG$'&
FRQYHUWHU
9
5$,1 $,1[ 5$'&
ELW
FRQYHUWHU
97 ,/$
9$,1 &SDUDVLWLF 9 &$'&
069
1. Refer to Table 68 for the values of RAIN.

2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the
pad capacitance (roughly 7 pF). A high Cparasitic value will downgrade conversion accuracy. To remedy
this, fADC should be reduced.
General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 11. The 10 nF capacitor
should be ceramic (good quality) and it should be placed as close as possible to the chip.
114/142 DocID025186 Rev 6

6.3.19 DAC electrical specifications
Table 75. DAC characteristics

VDDA Analog supply voltage DAC output buffer ON 2.4 - 3.6 V

(1)
RLOAD Resistive load DAC output buffer ON 5 - - kΩ
RO(1) Output impedance DAC output buffer ON - - 15 kΩ
CLOAD(1) Capacitive load DAC output buffer ON - - 50 pF
Corresponds to 12-bit input
code (0x0E0) to (0xF1C) at
VDDA = 3.6 V
Voltage on DAC_OUT 0.2 - VDDA – 0.2 V
VDAC_OUT (1) and (0x155) and (0xEAB) at
output VDDA = 2.4 V DAC output
buffer ON.
DAC output buffer OFF - 0.5 VDDA - 1LSB mV
With no load, middle code
DAC DC current - - 380 µA
(0x800) on the input.
IDDA(3) consumption in quiescent
mode (Standby mode)(2) With no load, worst code
- - 480 µA
(0xF1C) on the input.
Differential non linearity Given for a 10-bit input code - - ±0.5 LSB
DNL(3) Difference between two
consecutive code-1LSB) Given for a 12-bit input code - - ±2 LSB
Integral non linearity Given for a 10-bit input code - - ±1 LSB

(difference between
measured value at Code i
INL(3)
and the value at Code i on a Given for a 12-bit input code - - ±4 LSB
line drawn between Code 0
and last Code 4095)
- - - ±10 mV
Offset error (difference
Given for a 10-bit input code
between measured value at - - ±3 LSB
Offset(3) at VDDA = 3.6 V
Code (0x800) and the ideal
value = VDDA/2) Given for a 12-bit input code
- - ±12 LSB
at VDDA = 3.6 V
Gain error(3) Gain error Given for a 12-bit input code - - ±0.5 %
Settling time (full scale: for a
12-bit input code transition
between the lowest and the CLOAD ≤50 pF,
tSETTLING(3) - 3 4 µs
highest input codes when RLOAD ≥ 5 kΩ
DAC_OUT reaches final
value ±1LSB
Max frequency for a correct
DAC_OUT change when CLOAD ≤50 pF,
Update rate(3) - - 1 MS/s
small variation in the input RLOAD ≥ 5 kΩ
code (from code i to i+1LSB)
DocID025186 Rev 6 115/142

122
Table 75. DAC characteristics (continued)

Wakeup time from off state CLOAD ≤50 pF,

tWAKEUP(3) (Setting the ENx bit in the - 6.5 10 µs
RLOAD ≥ 5 kΩ
DAC Control register)
Power supply rejection ratio C
LOAD = 50 pF,
PSRR+ (1) (to VDDA) (static DC - –67 –40 dB
measurement No RLOAD ≥ 5 kΩ,
2. Quiescent mode refers to the state of the DAC a keeping steady value on the output, so no dynamic consumption is
involved.
Figure 36. 12-bit buffered /non-buffered DAC

%XIIHUHG1RQEXIIHUHG'$&
%XIIHU
5/
ELW '$&B287[
GLJLWDOWR
DQDORJ
FRQYHUWHU
&/
AI6
1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC_CR register.
116/142 DocID025186 Rev 6

6.3.20 Comparator characteristics
Table 76. Comparator characteristics(1)

VDDA Analog supply voltage - 2 - 3.6

Comparator input voltage
VIN - 0 - VDDA V
range
VBG Scaler input voltage - - 1.2 -
VSC Scaler offset voltage - - ±5 ±10 mV
First VREFINT scaler activation after device
VREFINT scaler startup - - 1(2) s
tS_SC power on
time from power down
Next activations - - 0.2 ms
Startup time to reach propagation delay
tSTART Comparator startup time - - 60 µs
specification
Ultra-low-power mode - 2 4.5
Low-power mode - 0.7 1.5 µs
Propagation delay for
200 mV step with 100 mV Medium power mode - 0.3 0.6
overdrive
VDDA ≥ 2.7 V - 50 100
High speed mode ns
VDDA < 2.7 V - 100 240
tD
Ultra-low-power mode - 2 7
Low-power mode - 0.7 2.1 µs
Propagation delay for full
range step with 100 mV Medium power mode - 0.3 1.2
overdrive
VDDA ≥ 2.7 V - 90 180
High speed mode ns
VDDA < 2.7 V - 110 300
Voffset Comparator offset error - - ±4 ±10 mV
Offset error temperature µV/°
dVoffset/dT - - 18 -
coefficient C
Ultra-low-power mode - 1.2 1.5
COMP current Low-power mode - 3 5

IDD(COMP) µA
consumption Medium power mode - 10 15
High speed mode - 75 100
DocID025186 Rev 6 117/142

122
Table 76. Comparator characteristics(1) (continued)

No hysteresis
- - 0 -
(COMPxHYST[1:0]=00)
High speed mode 3 13
Low hysteresis
8
(COMPxHYST[1:0]=01) All other power 5 10
modes
Vhys Comparator hysteresis High speed mode 7 26 mV
Medium hysteresis
15
modes
High speed mode 18 49
High hysteresis
31
modes
1. Data guaranteed by design.
2. For more details and conditions, see Figure 37 Maximum VREFINT scaler startup time from power down.
Figure 37. Maximum VREFINT scaler startup time from power down
069
118/142 DocID025186 Rev 6

6.3.21 Operational amplifier characteristics
Table 77. Operational amplifier characteristics(1)

Symbol Parameter Condition Min Typ Max Unit
VDDA Analog supply voltage - 2.4 - 3.6 V

CMIR Common mode input range - 0 - VDDA V
25°C, No Load
Maximum - - 4
on output.
calibration
range All
- - 6
Input offset voltage/Temp.
VIOFFSET mV
voltage 25°C, No Load
- - 1.6
After offset on output.
calibration All
- - 3
voltage/Temp.
ΔVIOFFSET Input offset voltage drift - - 5 - µV/°C
ILOAD Drive current - - - 500 µA
No load,
IDDOPAMP Consumption - 690 1450 µA
quiescent mode
ADC sampling time when reading
TS_OPAMP_VOUT - 400 - - ns
the OPAMP output.
CMRR Common mode rejection ratio - - 90 - dB
PSRR Power supply rejection ratio DC 73 117 - dB
GBW Bandwidth - - 8.2 - MHz
SR Slew rate - - 4.7 - V/µs
RLOAD Resistive load - 4 - - kΩ
CLOAD Capacitive load - - - 50 pF
Rload = min,
- - 100
Input at VDDA.
VOHSAT High saturation voltage
Rload = 20K,
- - 20
Input at VDDA.
mV
Rload = min,
- - 100
input at 0V
VOLSAT Low saturation voltage
Rload = 20K,
- - 20
input at 0V.
ϕm Phase margin - - 62 - °
Offset trim time: during calibration,
tOFFTRIM minimum time needed between - - - 2 ms
two steps to have 1 mV accuracy
CLOAD ≤50 pf,
RLOAD ≥ 4 kΩ,
tWAKEUP Wake up time from OFF state. - 2.8 5 µs
Follower
configuration
DocID025186 Rev 6 119/142

122
Table 77. Operational amplifier characteristics(1) (continued)

Symbol Parameter Condition Min Typ Max Unit
- 2 - -
- 4 - -
PGA gain Non inverting gain value -
- 8 - -
- 16 - -
Gain=2 - 5.4/5.4 -
R2/R1 internal resistance values in Gain=4 - 16.2/5.4 -

Rnetwork kΩ
PGA mode (2) Gain=8 - 37.8/5.4 -
Gain=16 - 40.5/2.7 -
PGA gain error PGA gain error - -1% - 1%
Ibias OPAMP input bias current - - - ±0.2(3) µA
PGA Gain = 2,
Cload = 50pF, - 4 -
Rload = 4 KΩ
PGA Gain = 4,
Cload = 50pF, - 2 -
PGA bandwidth for different non Rload = 4 KΩ
PGA BW MHz
inverting gain PGA Gain = 8,
Cload = 50pF, - 1 -
Rload = 4 KΩ
PGA Gain = 16,
Cload = 50pF, - 0.5 -
Rload = 4 KΩ
@ 1KHz, Output
loaded with - 109 -
4 KΩ
en Voltage noise density nV

-----------
@ 10KHz, Hz
Output loaded - 43 -
with 4 KΩ
2. R2 is the internal resistance between OPAMP output and OPAMP inverting input.
R1 is the internal resistance between OPAMP inverting input and ground.
The PGA gain =1+R2/R1
3. Mostly TTa I/O leakage, when used in analog mode.
120/142 DocID025186 Rev 6

Figure 38. OPAMP voltage noise versus frequency
6.3.22 Temperature sensor characteristics
Table 78. TS characteristics

TL(1) VSENSE linearity with temperature - ±1 ±2 °C

Avg_Slope(1) Average slope 4.0 4.3 4.6 mV/°C
V25 Voltage at 25 °C 1.34 1.43 1.52 V
tSTART(1) Startup time 4 - 10 µs
ADC sampling time when reading the
TS_temp(1)(2) 2.2 - - µs
temperature
2. Shortest sampling time can be determined in the application by multiple iterations.
Table 79. Temperature sensor calibration values

Calibration value name Description Memory address
TS ADC raw data acquired at

TS_CAL1 temperature of 30 °C, 0x1FFF F7B8 - 0x1FFF F7B9
VDDA= 3.3 V
TS ADC raw data acquired at
TS_CAL2 temperature of 110 °C 0x1FFF F7C2 - 0x1FFF F7C3
VDDA= 3.3 V
DocID025186 Rev 6 121/142

122
6.3.23 VBAT monitoring characteristics

Table 80. VBAT monitoring characteristics
R Resistor bridge for VBAT - 50 - KΩ

Q Ratio on VBAT measurement - 2 -
Er(1) Error on Q -1 - +1 %
ADC sampling time when reading the VBAT
TS_vbat(1)(2) 2.2 - - µs
1mV accuracy
2. Shortest sampling time can be determined in the application by multiple iterations.
122/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Package information
7 Package information
In order to meet environmental requirements, ST offers these devices in different grades of

ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

information
Figure 39. LQFP100 – 14 x 14 mm, low-profile quad flat package outline
3%!4).'0,!.%
#
MM
!
!
!
C
'!5'%0,!.%
CCC #
!
+
,
$
,
$

B
%
%

0).
)$%.4)&)#!4)/.
E ,?-%?6
1. Drawing is not to scale.
Table 81. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data
millimeters inches(1)
Symbol
Min Typ Max Min Typ Max
A - - 1.60 - - 0.063
A1 0.05 - 0.15 0.002 - 0.0059
DocID025186 Rev 6 123/142

139
Package information STM32F302xB STM32F302xC
Table 81. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data (continued)
Symbol
A2 1.35 1.40 1.45 0.0531 0.0551 0.0571
b 0.17 0.22 0.27 0.0067 0.0087 0.0106
c 0.09 - 0.2 0.0035 - 0.0079
D 15.80 16.00 16.2 0.622 0.6299 0.6378
D1 13.80 14.00 14.2 0.5433 0.5512 0.5591
D3 - 12.00 - - 0.4724 -
E 15.80 16.00 16.2 0.622 0.6299 0.6378
E1 13.80 14.00 14.2 0.5433 0.5512 0.5591
E3 - 12.00 - - 0.4724 -
e - 0.50 - - 0.0197 -
L 0.45 0.60 0.75 0.0177 0.0236 0.0295
L1 - 1.00 - - 0.0394 -
K 0° 3.5° 7° 0° 3.5° 7°
ccc - - 0.08 - - 0.0031
1. Values in inches are converted from mm and rounded to 4 decimal digits.
Figure 40. LQFP100 – 14 x 14 mm, low-profile quad flat package recommended

footprint

AIC
1. Dimensions are in millimeters.
124/142 DocID025186 Rev 6

Device marking
The following figure gives an example of topside marking orientation versus pin 1 identifier
location.
Figure 41. LQFP100 – 14 x 14 mm, low-profile quad flat package top view example
3URGXFWLGHQWLILFDWLRQ
670)
9&75 5HYLVLRQFRGH
'DWHFRGH
< ::
3LQ
LQGHQWLILHU
06Y9
1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
samples to run qualification activity.
DocID025186 Rev 6 125/142

139

information
6($7,1*3/$1(
&
$
$
PP
*$8*(3/$1(
$
F
FFF &
$
' .
' /
' /

(
(
(

3,1
,'(17,),&$7,21 H
:B0(B9
Table 82. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical

data
Symbol
A - - 1.60 - - 0.0630
A1 0.05 - 0.15 0.0020 - 0.0059
A2 1.350 1.40 1.45 0.0531 0.0551 0.0571
b 0.17 0.22 0.27 0.0067 0.0087 0.0106
c 0.09 - 0.20 0.0035 0.0079
D - 12.00 - - 0.4724 -
D1 - 10.00 - - 0.3937 -
D3 - 7.50 - - 0.2953 -
E - 12.00 - - 0.4724 -
126/142 DocID025186 Rev 6

Table 82. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data
(continued)
Symbol
E1 - 10.00 - - 0.3937 -
E3 - 7.50 - - 0.2953 -
e - 0.50 - - 0.0197 -
K 0° 3.5° 7° 0° 3.5° 7°
L 0.45 0.60 0.75 0.0177 0.0236 0.0295
L1 - 1.00 - - 0.0394 -
ccc - - 0.08 - - 0.0031
Figure 43. LQFP64 – 10 x 10 mm, low-profile quad flat package recommended

footprint

AIC
DocID025186 Rev 6 127/142

139
Device marking
location.
Figure 44. LQFP64 – 10 x 10 mm, low-profile quad flat package top view example
3URGXFWLGHQWLILFDWLRQ 5HYLVLRQFRGH
5
670)
5&7
'DWHFRGH
< ::
3LQ
LQGHQWLILHU
06Y9
128/142 DocID025186 Rev 6


information
3%!4).'
0,!.%
#
!
!
!
C
MM
'!5'%0,!.%
CCC #
$ +
!
,
$ ,
$

%
%

0).
)$%.4)&)#!4)/.
E "?-%?6
Table 83. LQFP48 – 7 x 7 mm, low-profile quad flat package mechanical

data
Symbol
A - - 1.60 - - 0.0630
A1 0.05 - 0.15 0.0020 - 0.0059
A2 1.35 1.40 1.45 0.0531 0.0551 0.0571
b 0.17 0.22 0.27 0.0067 0.0087 0.0106
c 0.09 - 0.20 0.0035 - 0.0079
D 8.80 9.00 9.20 0.3465 0.3543 0.3622
D1 6.80 7.00 7.20 0.2677 0.2756 0.2835
D3 - 5.50 - - 0.2165 -
E 8.80 9.00 9.20 0.3465 0.3543 0.3622
DocID025186 Rev 6 129/142

139
Table 83. LQFP48 – 7 x 7 mm, low-profile quad flat package mechanical data
(continued)
Symbol
E1 6.80 7.00 7.20 0.2677 0.2756 0.2835
E3 - 5.50 - - 0.2165 -
e - 0.50 - - 0.0197 -
L 0.45 0.60 0.75 0.0177 0.0236 0.0295
L1 - 1.00 - - 0.0394 -
K 0° 3.5° 7° 0° 3.5° 7°
ccc - - 0.08 - - 0.0031
Figure 46. LQFP48 - 7 x 7 mm, low-profile quad flat package recommended footprint

AID
130/142 DocID025186 Rev 6

Device marking
location.
Figure 47. LQFP48 - 7 x 7 mm, low-profile quad flat package top view example
3URGXFW

LGHQWLILFDWLRQ 45.'
$$5
'DWHFRGH
: 88
3LQ
5HYLVLRQFRGH
LGHQWLILFDWLRQ
3
069
DocID025186 Rev 6 131/142

139
7.4 WLCSP100 - 0.4 mm pitch wafer level chip scale package

information
Figure 48.WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale
package outline
$%$///2&$7,21
'(7$,/$
%277209,(:
6,'(9,(:
)52179,(:
'(7$,/$
527$7('
$25,(17$7,21
5()(5(1&(
DDD
;
7239,(:
:$)(5%$&.6,'( :/&63/B$4B0(B9
132/142 DocID025186 Rev 6

Table 84. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale
package mechanical data
Symbol
Min Typ Max Typ Min Max
A 0.525 0.555 0.585 0.0207 0.0219 0.0230

A1 - 0.17 - - 0.0067 -
A2 - 0.38 - - 0.0150 -
(2)
A3 - 0.025 - - 0.0010 -
(3)
Øb 0.22 0.25 0.28 - 0.0098 0.0110
D 4.166 4.201 4.236 - 0.1654 0.1668
E 4.628 4.663 4.698 - 0.1836 0.1850
e - 0.4 - - 0.0157 -
e1 - 3.6 - - 0.1417 -
e2 - 3.6 - - 0.1417 -
F - 0.3005 - - 0.0118 -
G - 0.5315 - - 0.0209 -
N - 100 - - 3.9370 -
aaa - 0.1 - - 0.0039 -
bbb - 0.1 - - 0.0039 -
ccc - 0.1 - - 0.0039 -
ddd - 0.05 - - 0.0020 -
eee - 0.05 - - 0.0020 -
2. Back side coating.
3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
DocID025186 Rev 6 133/142

139
package recommended footprint
'SDG
'VP
:/&63/B$4B)3B9
Table 85. WLCSP100 recommended PCB design rules (0.4 mm pitch)

Dimension Recommended values
Pitch 0.4 mm
Dpad 0.225 mm
Dsm 0.290 mm
Stencil thickness 0.1 mm
134/142 DocID025186 Rev 6

Marking of engineering samples

The following figure gives an example of topside marking orientation versus ball A1 identifier
location.
Figure 50. WLCSP100, 0.4 mm pitch wafer level chip scale package
top view example
%DOO$LGHQWLILHU
3URGXFWLGHQWLILFDWLRQ
)9&
ZĞǀŝƐŝŽŶĐŽĚĞ
< :: 5
06Y9
DocID025186 Rev 6 135/142

139
7.5 Thermal characteristics

The maximum chip junction temperature (TJmax) must never exceed the values given in
Table 24: General operating conditions on page 58.
The maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated
using the following equation:
TJ max = TA max + (PD max x ΘJA)
Where:
• TA max is the maximum ambient temperature in °C,
• ΘJA is the package junction-to-ambient thermal resistance, in ° C/W,
• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),
• PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip
internal power.
PI/O max represents the maximum power dissipation on output pins where:
PI/O max = Σ (VOL × IOL) + Σ((VDD – VOH) × IOH),
taking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the
application.
Table 86. Package thermal characteristics

Symbol Parameter Value Unit
Thermal resistance junction-ambient

45
LQFP64 - 10 × 10 mm / 0.5 mm pitch
55
LQFP48 - 7 × 7 mm
ΘJA °C/W
41
LQFP100 - 14 × 14 mm / 0.5 mm pitch
40
WLCSP100 - 0.4 mm pitch
7.5.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural
Convection (Still Air). Available from www.jedec.org
136/142 DocID025186 Rev 6

7.5.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering
information scheme shown in Section 8: Part numbering.
Each temperature range suffix corresponds to a specific guaranteed ambient temperature at
maximum dissipation and, to a specific maximum junction temperature.
As applications do not commonly use the STM32F302xB/STM32F302xC at maximum
dissipation, it is useful to calculate the exact power consumption and junction temperature
to determine which temperature range will be best suited to the application.
The following examples show how to calculate the temperature range needed for a given
application.
Example 1: High-performance application

Assuming the following application conditions:
Maximum ambient temperature TAmax = 82 °C (measured according to JESD51-2),
IDDmax = 50 mA, VDD = 3.5 V, maximum 3 I/Os used at the same time in output at low
level with IOL = 8 mA, VOL= 0.4 V and maximum 2 I/Os used at the same time in output
at low level with IOL = 20 mA, VOL= 1.3 V
PINTmax = 50 mA × 3.5 V= 175 mW
PIOmax = 3 × 8 mA × 0.4 V + 2 × 20 mA × 1.3 V = 61.6 mW
This gives: PINTmax = 175 mW and PIOmax = 61.6 mW:
PDmax = 175 + 61.6 = 236.6 mW
Thus: PDmax = 236.6 mW
Using the values obtained in Table 86 TJmax is calculated as follows:
– For LQFP64, 45°C/W
TJmax = 82 °C + (45°C/W × 236.6 mW) = 82 °C + 10.65 °C = 92.65 °C
This is within the range of the suffix 6 version parts (–40 < TJ < 105 °C).
In this case, parts must be ordered at least with the temperature range suffix 6 (see
Section 8: Part numbering).
DocID025186 Rev 6 137/142

139
Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient
temperatures with a low dissipation, as long as junction temperature TJ remains within the
specified range.
Assuming the following application conditions:
Maximum ambient temperature TAmax = 115 °C (measured according to JESD51-2),
IDDmax = 20 mA, VDD = 3.5 V, maximum 9 I/Os used at the same time in output at low
level with IOL = 8 mA, VOL= 0.4 V
PINTmax = 20 mA × 3.5 V= 70 mW
PIOmax = 9 × 8 mA × 0.4 V = 28.8 mW
This gives: PINTmax = 70 mW and PIOmax = 28.8 mW:
PDmax = 70 + 28.8 = 98.8 mW
Thus: PDmax = 98.8 mW
Using the values obtained in Table 86 TJmax is calculated as follows:
– For LQFP100, 41°C/W
TJmax = 115 °C + (41°C/W × 98.8 mW) = 115 °C + 4.05 °C = 119.05 °C
This is within the range of the suffix 7 version parts (–40 < TJ < 125 °C).
In this case, parts must be ordered at least with the temperature range suffix 7 (see
Section 8: Part numbering).
138/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Part numbering
8 Part numbering
Table 87. Ordering information scheme
Example: STM32 F 302 R B T 6 xxx
Device family
STM32 = ARM-based 32-bit microcontroller
Product type
F = general-purpose
Device subfamily
302 = STM32F302xx
Pin count
C = 48 pins
R = 64 pins
V = 100 pins
Flash memory size

B = 128 Kbytes of Flash memory
C = 256 Kbytes of Flash memory
Package
T = LQFP
Y = WLCSP
Temperature range
6 = Industrial temperature range, –40 to 85 °C
7 = Industrial temperature range, –40 to 105 °C
Options
xxx = programmed parts
TR = tape and reel
For a list of available options (speed, package, etc.) or for further information on any aspect
of this device, please contact your nearest ST sales office.
DocID025186 Rev 6 139/142

139
Revision history STM32F302xB STM32F302xC
9 Revision history
Table 88. Document revision history

Date Revision Changes
21-Nov-2013 1 Initial release

Updated Table 38: Peripheral current consumption.
Updated SRAM size in Table 2: STM32F302xx family device features
and peripheral counts, Cover page and description.
2
Updated Section 6.3.17: Communications interfaces I C interface.
Updated Table 50: EMI characteristics conditions :3.3v replaced by 3.6V.
Updated Table 77: Operational amplifier characteristics adding
TS_OPAMP_VOUT row.
Updated Section 3.13: Fast analog-to-digital converter (ADC).
updated ARM and Cortex trademark.
Updated Table 32: Typical and maximum VDD consumption in Stop and
16-Apr-2014 2 Standby modes with Max value at 85°C and 105°C.
Updated Table 70: ADC accuracy - limited test conditions, 100-pin
packages and Table 71: ADC accuracy, 100-pin packages for 100-pin
package.
Added Table 72: ADC accuracy - limited test conditions, 64-pin
packages and Table 73: ADC accuracy, 64-pin packagesfor 64-pin
package.
Added Table 74: ADC accuracy at 1MSPS for 1MSPS sampling
frequency.
Updated Table 63: SPI characteristics.
Updated Table 75: DAC characteristics.
Updated note 2 and note 3 of Table 69: Maximum ADC RAIN.
Updated core description in cover page.
Updated HSI characteristics Table 44: HSI oscillator characteristics and
Figure 18: HSI oscillator accuracy characterization results for soldered
parts.
Updated Table 58: TIMx characteristics.
Updated Table 16: STM32F302xB/STM32F302xC pin definitions adding
note for I/Os featuring an analog output function
(DAC_OUT,OPAMP_OUT).
Updated Table 68: ADC characteristics adding IDDA & IREF
09-Dec-2014 3 consumptions.
Added Figure 32: ADC typical current consumption on VDDA pin and
Figure 33: ADC typical current consumption on VREF+ pin.
Added Section 3.8: Interconnect matrix.
Added note after Table 32: Typical and maximum VDD consumption in
Stop and Standby modes.
Updated Section 7: Package information with new LQFP100, LQFP64,
LQFP48 package marking.
Updated Table 16: STM32F302xB/STM32F302xC pin definitions and
alternate functions tables replacing usart_rts by usart_rts_de.
140/142 DocID025186 Rev 6

STM32F302xB STM32F302xC Revision history
Table 88. Document revision history (continued)

Date Revision Changes
Updated cover page with ADC up to 17 channels.

Updated Section 6.3.20: Comparator characteristics modifying ts_sc
29-Jan-2015 4 characteristics in Table 76 and adding Figure 37: Maximum VREFINT
scaler startup time from power down.
Updated IDD data in Table 42: HSE oscillator characteristics.
Updated Figure 1: STM32F302xB/STM32F302xC block diagram
changing 32 KB of SRAM by 40 KB of SRAM.
Updated Section 7: Package information: with new package information
structure adding 1 sub paragraph for each package.
Updated Figure 41: LQFP100 – 14 x 14 mm, low-profile quad flat
package top view example removing gate mark.
17-Apr-2015 5 Added note for all package device markings: “the following figure gives
an example of topside marking orientation versus pin 1 identifier
location”.
Updated Table 82: LQFP64 – 10 x 10 mm, low-profile quad flat package
mechanical data.
Updated Table 7: STM32F302xB/STM32F302xC peripheral
interconnect matrix removing TIM8 reference and updating note below
the table, replacing by a reference to RM0365.
Added WLCSP100:
– Updated cover page.
– Updated Table 2: STM32F302xx family device features and peripheral
counts.
– Added Figure 7: STM32F302xB/STM32F302xC WLCSP100 pinout.
– Updated Table 13: STM32F302xB/STM32F302xC pin definitions.
– Updated Table 24: General operating conditions.
– Added Section 7.4: WLCSP100 - 0.4 mm pitch wafer level chip scale
package information.
– Updated Table 86: Package thermal characteristics.
– Updated Table 87: Ordering information scheme.
22-Feb-2016 6 Updated Figure 4, Figure 5, Figure 6, Table 13 and Table 22 removing
all VDD and VSS indexes.
Updated all the notes removing ‘not tested in production’.
Updated Table 68: ADC characteristics adding VREF- negative voltage
reference.
Updated Table 21: Voltage characteristics adding table note 4.
Updated Table 43: LSE oscillator characteristics (fLSE = 32.768 kHz)
LSEDRV[1:0] bits.
Updated Table 28: Embedded internal reference voltage VREFINT
internal reference voltage (min and typ values).
Updated Table 51: ESD absolute maximum ratings ESD CDM at class 3
and 4 including WLCSP100 package information.
DocID025186 Rev 6 141/142

141
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2016 STMicroelectronics – All rights reserved
142/142 DocID025186 Rev 6

STM32F302VB Datasheet

Uploaded by

Copyright:

Available Formats

STM32F302VB Datasheet

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

STM32F302VB Datasheet

Uploaded by

Copyright:

Available Formats

STM32F302xB STM32F302xC

ARM®-based Cortex®-M4 32b MCU+FPU, up to 256KB Flash+

February 2016 DocID025186 Rev 6 1/142

2/142 DocID025186 Rev 6

3.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17) . . 23

4 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

DocID025186 Rev 6 3/142

6.3.4 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123

8 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139

9 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140

4/142 DocID025186 Rev 6

Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

DocID025186 Rev 6 5/142

Table 49. EMS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

6/142 DocID025186 Rev 6

Figure 1. STM32F302xB/STM32F302xC block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

DocID025186 Rev 6 7/142

package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132

8/142 DocID025186 Rev 6

DocID025186 Rev 6 9/142

The STM32F302xB/STM32F302xC family is based on the high-performance

10/142 DocID025186 Rev 6

Table 2. STM32F302xx family device features and peripheral counts

Flash (Kbytes) 128 256 128 256 128 256

DocID025186 Rev 6 11/142

Figure 1. STM32F302xB/STM32F302xC block diagram

*3'0$ 5&+60+] #9'',2

3%>@ *3,23257% 7,0(5 &KDQQHOV(75DV$)

3&>@ *3,23257& 7,0(5 &KDQQHOV(75DV$)

1. AF: alternate function on I/O pins.

12/142 DocID025186 Rev 6

3.2 Memory protection unit (MPU)

3.3 Embedded Flash memory

DocID025186 Rev 6 13/142

3.4 Embedded SRAM

3.5 Boot modes

3.6 Cyclic redundancy check (CRC)

14/142 DocID025186 Rev 6

3.7 Power management

3.7.1 Power supply schemes

Table 3. External analog supply values for analog peripherals

ADC / COMP 2.0 V 3.6 V

3.7.2 Power supply supervision

3.7.3 Voltage regulator

DocID025186 Rev 6 15/142

3.7.4 Low-power modes

3.8 Interconnect matrix

Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix

TIMx Timers synchronization or chaining

16/142 DocID025186 Rev 6

Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix (continued)

3.9 Clocks and startup

DocID025186 Rev 6 17/142

Figure 2. Clock tree

6<6&/. WR,&[ [ 

18/142 DocID025186 Rev 6

3.10 General-purpose input/outputs (GPIOs)

3.11 Direct memory access (DMA)

3.12 Interrupts and events

*3'0$ 5&+60+] #9'',2

3%>@ *3,23257% 7,0(5 &KDQQHOV(75DV$)

3&>@ *3,23257& 7,0(5 &KDQQHOV(75DV$)

6<6&/. WR,&[[

& 3) 3$ 3' 3' 3% 3&

- 966 3$ 95() 3$

. 966 3% 3% 3%