Scribd
Upload
95 views20 pages

1149.1 JTAG Boundary Scan Standard: System View of Boundary Scan Hardware Elementary Scan Cell

The document discusses the IEEE 1149.1 JTAG boundary scan standard. It describes the test access port (TAP) controller signals used for testing including TCK, TMS, TDI, and TDO. It outlines several JTAG instructions like EXTEST, INTEST, RUNBIST, IDCODE, and BYPASS and what they are used for, such as testing interconnects, running built-in self-tests, and identifying devices. The boundary scan standard is essential for testing printed circuit boards and multi-chip modules as it is not possible to test them without boundary scan support.

Uploaded by

Nikhil Chauhan
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
95 views20 pages

1149.1 JTAG Boundary Scan Standard: System View of Boundary Scan Hardware Elementary Scan Cell

The document discusses the IEEE 1149.1 JTAG boundary scan standard. It describes the test access port (TAP) controller signals used for testing including TCK, TMS, TDI, and TDO. It outlines several JTAG instructions like EXTEST, INTEST, RUNBIST, IDCODE, and BYPASS and what they are used for, such as testing interconnects, running built-in self-tests, and identifying devices. The boundary scan standard is essential for testing printed circuit boards and multi-chip modules as it is not possible to test them without boundary scan support.

Uploaded by

Nikhil Chauhan
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 20

IEEE 1149.

1 JTAG
Boundary Scan Standard
System view of boundary scan hardware Elementary scan cell Test Access Port (TAP) controller Boundary scan instructions

System Test Logic

Tap Controller Signals


Test Access Port (TAP) includes these signals: Test Clock Input (TCK) -- Clock for test logic
Can run at different rate from system clock Test Mode Select (TMS) -- Switches system from functional to test mode Test Data Input (TDI) -- Accepts serial test data and instructions -- used to shift in vectors or one of many test instructions Test Data Output (TDO) -- Serially shifts out test results captured in boundary scan chain (or device ID or other internal registers) Test Reset (TRST) -- Optional asynchronous TAP controller reset
3

Instruction Register Loading with JTAG

System View of Interconnect

Elementary Boundary Scan Cell

Serial Board / MCM Scan

Parallel Board / MCM Scan

Independent Path Board / MCM Scan

SAMPLE / PRELOAD Instruction -SAMPLE


Purpose: 1. Get snapshot of normal chip output signals 2. Put data on bound. scan chain before next instr.

10

SAMPLE / PRELOAD Instruction -PRELOAD

11

EXTEST Instruction
Purpose: Test off-chip circuits and boardlevel interconnections

12

INTEST Instruction
Purpose: 1. Shifts external test patterns onto component 2. External tester shifts component responses out

13

RUNBIST Instruction
Purpose: Allows you to issue BIST(Built-in-SelfTest) command to component through JTAG hardware Useful for internal logic & memory testing BIST result (success or failure) can be left in boundary scan cell or internal cell Shift out through boundary scan chain

14

IDCODE Instruction
Purpose: Connects the component device identification register serially between TDI and TDO Allows board-level test controller or external tester to read out component ID Required whenever a identification register is included in the design

15

USERCODE Instruction
Purpose: Intended for user-programmable components (FPGAs, EEPROMs, etc.)
Allows external tester to determine user programming of component

Selects the device identification register as serially connected between TDI and TDO User-programmable ID code loaded into device identification register
On rising TCK edge

Required when Device ID register included on userprogrammable component

16

HIGHZ Instruction
Purpose: Puts all component output pin signals into high-impedance state Control chip logic to avoid damage in this mode May have to reset component after HIGHZ runs Optional instruction

17

BYPASS Instruction
Purpose: Bypasses scan chain with 1-bit register

18

Optional / Required Instructions


Instruction

BYPASS CLAMP EXTEST HIGHZ IDCODE INTEST RUNBIST SAMPLE / PRELOAD USERCODE

Status Mandatory Optional Mandatory Optional Optional Optional Optional Mandatory Optional

19

Summary
Boundary Scan Standard has become absolutely essential -No longer possible to test printed circuit boards with bed-of-nails tester Not possible to test multi-chip modules at all without it Supports BIST, external testing with Automatic Test Equipment, and boundary scan chain reconfiguration as BIST pattern generator and response compacter Now getting widespread usage
20

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy