2008424103348429

CONFIDENTIAL
Digital Power Amplifier R2S15102NP
1.Outline -
R2S15102NP is a Digital Power Amplifier IC developed for TV.

R2S15102NP can realize maximum Power 10W × 2ch
Package
(VD = 24V,THD = 10%, SE) at 8 Ω load.
It is possible to replace from the conventional analog amplifier
system to the digital amplifier system easily.
2.Feature
Output Power(THD=10%
at 8 Ω
at 8 Ω
The RENESAS original circuits realize high power efficiency, 20pin QFN
low noise and low distortion characteristics.
Body : 6 x 6 mm
Lead pitch : 0.8 mm
3.Operating Condition
Power supply voltage
Speaker Impedance from 4 to 8Ω
4.Block Diagram
System
1
CONFIDENTIAL
Pin Configuration(Table.1) -
No. NAME I/O Description

1 O Power Output pin #1
2 Power supply pin for power output stage #2
3 I Stand-by control pin. When this is “L”, circuit current is
reduced.There is the pull-down resistor:50Kohm(typ.).
4 I PWM input pin #1 ( for phase compensation)
5 I Analog input #1. The gain is depended on the external
resistance .
6 I/O A capacitor is connected so that it may not be influenced of
power supply change(Ripple Filter).
7 I Control pin for PWM carrier frequency
8 GND pin for analog block
9 I/O Capacitor connection pin for analog block reference
voltage source
10 O Protection Timer pin. At protection mode,the output
becomes “L”-level.
(The timing capacitor is connected)
11 I SE operation Analog input #2(as same as IN1)
I BTL operation When this is connected to DVDD pin via
the resister(82Kohm), Reversed signal of
OUT1 is output to OUT2.
12 I PWM input pin#2 ( for phase compensation)
13 I Mute control pin. When this is “L”, it becomes mute status.
14 Power supply pin for power output stage #2
15 O Power Output pin #2
16 Ground pin for power output stage #2
17 I/O Capacitor connection pin for bootstrap
18 O Built-in power supply pin for internal digital block.
19 I/O Capacitor connection pin for bootstrap #1
20 Ground pin for power output stage #1
2
CONFIDENTIAL
Absolute Maximum Rating(Table.2)
-
Symbol Parameter Condition Value Unit

VD max Maximum VD Voltage VD1,VD2 pin voltage 27 V
HB max Maximum HB Voltage HB1 HB2 pin voltage 40 V
Pd Power dispassion Ta = 25°C :See Fig.3 4.2 W
ja Thermal Resistance See Fig.3 30 /W
Tj Junction temperature Maximum Temperature 150
Ta Operating ambient Temperature range -20 75
temperature
Tstg Storage temperature Temperature range -40 150
Fig.3 Thermal De-rating(on PCB: printed-circuit board ):Size 75mm x 75mm

Pd With Infinite Heat Sink
jc=12 /W)
10.4W Without External Heat Sink(1)
6.3W
Without External Heat Sink(2)
4.2W
2.5W
1.6W
1.0W Ta
0
25 75 150
(NOTE)
(caution)
R2S15102NP There are side expositions of
the die pad at corners of the
PCB package.
(The die pad is grounded.)
Thermal Via
3
CONFIDENTIAL
Consideration about the PCB design
The Power dispassion at 10Wx2ch(SE) or 20Wx1ch(BTL) is estimated
-
almost 2W. It has enough margin, designing the PCB at ja=30 /W.
<the best design : 4 layer PCB>

GND plane
PCB Power plane
thermal via
<PCB size estimation >
10Wx2ch: 75mm x 75mm
<the economy design : 2 layer PCB> Rich GND&Power line Area
PCB
Additional
Thermal Via Thermal Via
The GND&Power line total area size is also equal to the above GND&Power
line total area size of the 4layer PCB.
<PCB size estimation >
10Wx2ch: (75+ )mm x (75+ ) mm
PCB Thermal Via

Thermal Pad
4
CONFIDENTIAL
-
Recommended Operating condition(Table.3)
Symbol Parameter Condition MIN TYP MAX Unit
VD Supply Voltage VD1,VD2 pin voltage 11 - 25 V
VH Control voltage of high level STBYL MUTEL 2 - 5 V
VL Control voltage of low level STBYL MUTEL 0 - 0.8 V
fosc Carrier Frequency R=33 at Pin#7 300 400 600 kHz
(note) STBYL: High level:normal operation Low level:Stand-by

MUTEL:High level:normal operation Low level:Mute
The carrier frequency can be changed by the resistance at Pin#.7 .
Electronic Characteristics(Table.4)
(Unless otherwise noted, Ta=25°C, VD=24V, Carrier Frequency=400kHz, f=1kHz,SE operation)
Symbol Parameter Condition MIN TYP MA Unit
X
IVD Circuit Current No Signal 14 22 30 mA
MUTE - 23 - mA
Stand-by - - 10 uA
VDPR Detection Voltage VD under-voltage - 9.8 - V
TPR Protection Thermal Shut-dawn - 150 -
Temperature
TRL Release Temperature Thermal Shut-dawn - 120 -
IPR Protection Current Output over-current - 6 - A
Pomax Maximum at SE THD=10% VD=24V 8 10 - W/ch
output RL=8
power at BTL THD=10% VD=18V 16 20 - W
RL=8
THD Total Harmonic Po=1W - 0.1 1.0
Distortion
No Output Noise level A-Weighted filter - 100 300 uVrm
s
Eff Power at SE Po=10+10W - 93 -
Efficiency at BTL Po=20W - 89 -
Mute Mute Attenuation Ref.Po=5W - 95 - dB
PSRR Ripple Rejection dVD=400mVrms,f=1K - 55 - dB
Ratio Hz
5
CONFIDENTIAL
Application Examples
-
This is only an example for one situation.

Please, refer to the detailed application note for designing actual
circuit about SE or BTL operation.
(note)
“R for GND” ‘s are
for the evaluation only and
not needed actually.
+ +
Exposed
Die Pad
(Note 1)There is a “sleep mode” controlled by STBYL(Pin#3).

Don’t use the STBYL(Pin#3) function at usual operation because of
the POP sound.
<Please use the mute function by the MUTEL(Pin#13) at the timing
of Power-ON and Power-OFF .>
(Note 2)The capacitance at Pin#10(PROT) depends on the DC cut capacitance

at the speaker.Please choose the following combination ;
DC Cut Capacitance Capacitance at Pin#10 Wait time for operation
470uF 1uF about 1Sec.
1000uF 2.2uF about 2.2Sec.
(There is the combination<470uF,1uF> in Fig.4)

2008424103348429

Uploaded by

Copyright:

Available Formats

2008424103348429

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

2008424103348429

Uploaded by

Copyright:

Available Formats

CONFIDENTIAL

Digital Power Amplifier R2S15102NP

R2S15102NP is a Digital Power Amplifier IC developed for TV.

No. NAME I/O Description

Symbol Parameter Condition Value Unit

Fig.3 Thermal De-rating(on PCB: printed-circuit board ):Size 75mm x 75mm

10.4W Without External Heat Sink(1)

<the best design : 4 layer PCB>

<the economy design : 2 layer PCB> Rich GND&Power line Area

PCB Thermal Via

(note) STBYL: High level:normal operation Low level:Stand-by

This is only an example for one situation.

(Note 1)There is a “sleep mode” controlled by STBYL(Pin#3).

(Note 2)The capacitance at Pin#10(PROT) depends on the DC cut capacitance

You might also like

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.