Digital logic unit-1
Digital logic unit-1
4 DeMorgan’s law
6 OR law
7 Inversion law
LOGIC GATES: Logic gates are the basic building blocks of any digital system. It
is an electronic circuit having one or more than one input and only one output. The
relationship between the input and the output is based on certain logic. Based on
this, logic gates are named as AND gate, OR gate, NOT gate etc.
From the above table, we can easily notice that min terms and Max terms are
complement of each other. If there are ‘n’ Boolean variables, then there will be
2n min terms and 2n Max terms.
Canonical SoP and PoS forms: A Boolean function can be expressed by the
following two ways.
Canonical SoP (Sum of Products) form
Canonical PoS (Product of Sums) form
Canonical SoP form: In this form, each product term contains all literals. These
product terms are nothing but the min terms. Hence, canonical SoP form is also
called as sum of Min terms form.
First, identify the min terms for which, the output variable is one and then do the
logical OR of those min terms in order to get the Boolean
expression function corresponding to that output variable. This Boolean function will
be in the form of sum of min terms.
Follow the same procedure for other output variables also, if there is more than one
output variable.
Example: Consider the truth table shown here. Inputs Output
Here, the output f is ‘1’ for four combinations of inputs. The p q r f
corresponding min terms are p’qr, pq’r, pqr’, pqr. By doing
0 0 0 0
logical OR of these four min terms, we will get the Boolean
function of output f. 0 0 1 0
Therefore, the Boolean function of output is, f = p’qr + pq’r 0 1 0 0
+ pqr’ + pqr. This is the canonical SoP form of output f.
We can also represent this function in following two 0 1 1 1
notations. 1 0 0 0
f = m3+m5+m6+m7 or f = ∑m(3,5,6,7) 1 0 1 1
In one equation, we represented the function as sum of
1 1 0 1
respective min terms. In other equation, we used the
symbol for summation of those min terms. 1 1 1 1
First, identify the Max terms for which, the output variable is zero and then do the
logical AND of those Max terms in order to get the Boolean
expression function corresponding to that output variable. This Boolean function will
be in the form of product of Max terms. Follow the same procedure for other output
variables also, if there is more than one output variable.
Example: Consider the same truth table of previous Inputs Output
example. Here, the output f is ‘0’ for four combinations of p q r f
inputs. The corresponding Max terms are p+q+r, p+q+r’,
p+q’+r, p’+q+r. By doing logical AND of these four Max 0 0 0 0
terms, we will get the Boolean function of output f.
0 0 1 0
Therefore, the Boolean function of output is,
f = (p+q+r)(p+q+r′)(p+q′+r)(p′+q+r). This is the canonical 0 1 0 0
PoS form of output f. We can also represent this function 0 1 1 1
in following two notations.
f = M0.M1.M2.M4 or f = ∏M(0,1,2,4) 1 0 0 0
In one equation, we represented the function as product of 1 0 1 1
respective Max terms. In other equation, we used the 1 1 0 1
symbol for multiplication of those Max terms.
1 1 1 1
The Boolean function, f = (p′+q+r)(p+q′+r)( p+q+r′)(p+q+r) is the dual of the Boolean
function, f = p’qr + pq’r + pqr’ + pqr. Therefore, both canonical SoP and canonical
PoS forms are Dual to each other. Functionally, these two forms are same. Based
on the requirement, we can use one of these two forms.
Principle of Duality: It states that the dual of the Boolean function is obtained by
interchanging the logical AND operator with logical OR operator and zeros with
ones. For every Boolean function, there will be a corresponding Dual function. E.g
x+0 = x dual of this is x.1 = x
Standard SoP and PoS forms: We discussed two canonical forms of representing
the Boolean outputs. Similarly, there are two standard forms of representing the
Boolean outputs. These are the simplified version of canonical forms.
Standard SoP(Sum of Products) form
Standard PoS(Product of Sums) form
The main advantage of standard forms is that the number of inputs applied to logic
gates can be minimized. Sometimes, there will be reduction in the total number of
logic gates required.
Standard SoP form: In this form, each product term need not contain all literals. So,
the product terms may or may not be the min terms. Therefore, the Standard SoP
form is the simplified form of canonical SoP form. We will get Standard SoP form of
output variable in two steps.
Get the canonical SoP form of output variable
Similarly, if we consider the combination of inputs for which the Boolean function is
‘0’, then we will get the Boolean function, which is in standard product of
sums form after simplifying the K-map.
Rules for simplifying K-maps in order to get standard sum of products form:
Select the respective K-map based on the number of variables present in the
Boolean function.
If the Boolean function is given as sum of min terms form, then place the ones
at respective min term cells in the K-map.
Check for the possibilities of grouping maximum number of adjacent ones. It
should be powers of two. Start from highest power of two and upto least
power of two. Highest power is equal to the number of variables considered in
K-map and least power is zero.
Note 1 − If outputs are not defined for some combination of inputs, then those
output values will be represented with don’t care symbol ‘x’.
Note 2 − If don’t care terms are also present, then place ‘x’ in the respective don’t
cares cells of K-map. Consider only the don’t cares ‘x’ that are helpful for grouping
maximum number of adjacent ones. In those cases, the don’t care value is treated
as ‘1’.
Example: Let us simplify the following Boolean function, f (W,X,Y,Z) = WX’Y’ + WY
+ W’YZ’ using K-map.
Solution: The given Boolean function is in sum of
products form. It is having 4 variables W, X, Y & Z.
So, we require 4-variable K-map. The 4 variable K-
map with ones corresponding to the given product
terms is shown in the fig.
Here, 1s are placed in the following cells of K-map.
The cells, which are common to the intersection of
Row 4 and columns 1 & 2 are corresponding to the
product term, WX’Y’.
The cells, which are common to the intersection of Rows 3 & 4 and columns 3 &
4 are corresponding to the product term, WY.
The cells, which are common to the intersection of Rows 1 & 2 and column 4 are
corresponding to the product term, W’YZ’.
When activated into its third state it disables or turns “OFF” its output producing an
open circuit condition that is neither at a logic “HIGH” or “LOW”, but instead gives an
output state of very high impedance, High-Z, or more commonly Hi-Z. Then this
type of device has two logic state inputs, “0” or a “1” but can produce three different
output states, “0”, “1” or ” Hi-Z ” which is why it is called a “Tri” or “3-state” device.
There are four different types of Tri-state Buffer, one set whose output is enabled or
disabled by an “Active-HIGH” control signal producing an inverted or non-inverted
output, and another set whose buffer output is controlled by an “Active-LOW”
control signal producing an inverted or non-inverted output as shown below.