The Circuit in Fig. (A) Is Equivalent To The One Shown in Fig. (B)

Download as pdf or txt
Download as pdf or txt
You are on page 1of 15

Sunday, June 26, 2011

CHAPTER 7
The circuit in Fig. (a) is equivalent to the one shown in Fig. (b).

P.P.7.1

io
+

+
12

vo

1/3 F

vx

+
R eq

vc

(a)

(b)

R eq 8 12 || 6 12
R eq C (12)(1 / 3) 4 s
vc vc (0) e -t 60 e -t 4 60e0.25t V

vx

4
v 20e0.25t V
48 c

v x vo vc

io

P.P.7.2

vo v x vc -40 e -0.25t V

vo
5e0.25t A.
8

When t < 0, the switch is closed as shown in Fig. (a).


6
+
24 V

v c (0)

12

(a)

R eq 4 || 12 3

v c (0)

3
(24) 8 V
3 6

1/3 F

When t > 0, the switch is open as shown in Fig. (b).


6

24 V

t=0

1/6 F

(b)
R eq C (3)(1 / 6) 1 / 2 s
v( t ) v c (0) e - t 8 e-2t V

w c (0)

1 2
1 1
Cv c (0) 64 5.333J
2
2 6

P.P.7.3

This can be solved in two ways.

Method 1:

Find R th at the inductor terminals by inserting a voltage source.


1

io
+

vo = 1 V

vx

i1

i2
+

2v x

Applying mesh analysis gives


Loop 1:
1 3i1 2i 2 2 v x 0 ,
5i1 2i 2 1
Loop 2:

8i 2 2i1 2 v x 0 = 8i 2 2i 1 2i 1
1
i 2 i1
2

From (1) and (2), 5i 1 1i 1 = 1 or


i o i1 = (1/4) A

where v x 1i1
(1)

(2)

R th

vo
4 ,
io

L 2 1
s
R 4 2

i(t ) 12e-2t A
Method 2:

We can obtain i using mesh analysis.


1
i
2H

vx

i1

i2
+

2v x

Applying KVL to the loops, we obtain


di
Loop 1:
2 1 3i1 2i 2 2 v x 0
dt
di
2 1 5i1 2i 2 0
dt
Loop 2:

8i 2 2i1 2 v x 0
1
i 2 i1
2

Substituting (4) into (3) yields


di
2 1 5i1 1i1 0
dt
di1
or
2 i1 0
dt
i1 Ae-2 t

i - i1 Be-2 t
i (0) 12 B
i(t ) 12e-2t A
Therefore,
i( t ) 12e2t A
and
v x ( t ) -1i(t) 12e2t V for all t > 0.

where v x 1i1
(3)

(4)

For t < 0, the equivalent circuit is shown in Fig. (a).

P.P.7.4

12

i(t)
24

12

15A

8
2H

(a)

(b)

i(0) 15[1 /{(1 / 24) (1 / 12) (1 / 8)}] / 12 (15 x 24 / 6) / 12 5 A


For t > 0, the current source and 24-ohm is cut off and the RL circuit is shown in Fig. (b).
L
2

0.5
R eq (12 8) || 5 20 || 5 4 ,
R eq 4
2t
2t
i(t) = i(0)e = 5e amps, for all t > 0.
P.P.7.5
For t < 0, the switch is closed. The inductor acts like a short so the
equivalent circuit is shown in Fig. (a).
3
i
i

io

1H

io
4

24 A

(a)

4
(24) 16 A ,
42

2
(b)

i o 24 16 8 A ,

v o 2i 32 V

For t > 0, the current source is cut off so that the circuit becomes that shown in Fig. (b).
The Thevenin equivalent resistance at the inductor terminals is
L
1
R th (4 2) || 3 2 ,

R th 2
3 (-i) - 1
io
i 5.333e -2t A
and
v o -2i o 10.667 e -2t V
63 3
Thus,

t0
16 A
- 2t
16 e A t 0

8A
t0

io
- 2t
5.333e A t 0

t0
32 V
vo
2t
10.667e V t 0

0
t0

i( t ) 10 0 t 2
- 10 2 t 4

P.P.7.6

i(t ) 10 u(t ) u(t 2) 10 u(t 2) u(t 4)


i( t ) 10 u(t ) 2 u(t 2) u(t 4) A

Let I

For t < 0,

i dt .

I 0.

For 0 < t < 2, I 0 10 dt 10t


t

For 2 < t < 4, I 010 dt 10 2 dt 20 10 t


2

For t > 4,

I 20 10 t

4
2

t
2

40 10 t

Thus,
0
t0
10t
0t2
I
40 10t 2 t 4
0
t4
or
I 10 r(t ) 2r(t 2) r(t 4) A
which is sketched below
i dt
20

P.P.7.7

2 2t 0 t 2

i( t ) - 6 2t 2 t 3
0
otherwise

i( t ) ( 2 2 t ) u ( t ) u ( t 2) (-6 2t) u(t - 2) - u(t - 3)

i( t ) 2 u ( t ) 2 t u ( t ) 4( t 2) u ( t 2) 2( t 3) u ( t 3)
i( t ) [2 u( t ) 2 r ( t ) 4 r ( t 2) 2 r ( t 3)] A
Remember the singularity function, r(t), is a ramp function equal to t for all values of t >
0 and equal to zero for all values of t < 0.

P.P.7.8

h(t) = 4[u(t) u(t2)] + (3t8)[u(t2) u(t6)]


h(t) = 4u(t) + 4u(t2) +3tu(t2) 8u(t2) 3tu(t6) + 8u(t6)
h(t) = 4u(t) + (48+6)u(t2) +3(t2)u(t2) 3(t6)u(t6)
+ (18+8)u(t6)
h(t) = 4u(t) + 2u(t2) + 3(t2)u(t2) 3(t6)u(t6) 10u(t6)
h(t) = 4u(t) +2u(t2) + 3r(t2) 10u(t6) 3r(t6).

P.P.7.9

(a)

(b)

10

5t 2 10 ( t 3) dt t 3 5t 2 10 t -3

-27 45 10 28
( t ) cos(3t ) dt cos(3) 1

P.P.7.10
For t < 0, the capacitor acts like an open circuit.

v(0 ) v(0 ) v(0) 15


For t > 0,

[(v()15)/2] + [(v()(7.5))/6] = 0 or (4/6)v() = 7.51.25 = 6.25 or


v() = 9.375 V

R th 2 || 6

3
,
2

R th C

3 1 1

2 3 2

v(t ) v() v(0) v() e - t = 9.375 + (159.375)e2t


v(t) = (9.375 + 5.625e2t) V for all t > 0
At t = 0.5,

v(0.5) = 6.25 + 3.75e1 = 6.25 + 1.3795 = 7.63 V

P.P.7.11
For t < 0, only the left portion of the circuit is operational at steady state.

v(0 ) v(0 ) v(0) 20 ,


i(0) 0
For t > 0, 20u (-t) 0 so that the voltage source is replaced by a short circuit.

Transforming the current source leads to the circuit below.

10

10

i
+

0.2 F

30 V

5
(30) 10
15
10
R th 5 || 10
,
3
v()

R th C

10
2
0.2
3
3

v(t ) v() v(0) v() e - t


v(t ) 10 (20 10) e -3t 2
v(t ) 10 1 e -1.5t
i( t )

- v( t )
-2 1 e -1.5 t
5

0
i( t )
- 2 1 e -1.5t A

20 V
v( t )
10 1 e - 1.5t V

P.P.7.12

t0
t0
t0
t0

Applying source transformation, the circuit is equivalent to the one below.

1.5 H

t=0

10

60 V

At t < 0, the switch is closed so that the 5 ohm resistor is short circuited.
60
i(0 ) i(0)
6A
10
For t > 0, the switch is open.

R th 10 5 15 ,
i()

L
1 .5

0 .1
R th 15

60
4A
10 5

i(t ) i() i(0) i() e - t


i(t ) 4 (6 4) e-10t
i(t) = (4 + 2e10t) A for all t > 0

P.P.7.13

For 0 < t < 2, the given circuit is equivalent to that shown below.

10

20
i(t)

6A

15

5H

Since switch S1 is open at t 0 , i(0 ) 0 . Also, since i cannot jump, i(0) i(0 ) 0 .
90
i()
2A
15 10 20
L
5 1
R th 45 ,

R th 45 9

i(t ) i() i(0) i() e - t


i(t ) 2 (0 2) e -9t
i(t ) 2 (1 e -9t ) A

When switch S 2 is closed, the 20 ohm resistor is short-circuited.

i(2 ) i(2 ) 2 (1 e -18 ) 2


This will be the initial current
90
i()
3.6 A
15 10
5 1
R th 25 ,

25 5
i(t ) i() i(2 ) i() e -(t 2)

i(t ) 3.6 (2 3.6) e -5(t 2)


i(t ) 3.6 1.6 e -5(t 2)


0
t0

Thus, i( t ) 2 (1 e -9 t ) A
0t2
3.6 1.6 e -5( t 2 ) A
t2

At t 3 ,

i(1) 2 (1 e -9 ) 1.9997 A
i(3) 3.6 1.6 e -5 3.589 A

P.P.7.14

The op amp circuit is shown below.

At t 1 ,

C
+

Rf
1
2

R1

+
vo

Since nodes 1 and 2 must be at the same potential, there is no potential difference across
R 1 . Hence, no current flows through R 1 . Applying KCL at node 1,
dv
dv
v
v
C
0

0
Rf
dt
dt CR f
which is similar to Eq. (7.4).
Hence,
v( t ) v o e - t , R f C

v(0) v o 4 ,

(50 103 )(10 10-6 ) 0.5

v(t ) 4 e -2t V, t 0
Alternatively, since no current flows through R 1 , the feedback loop forms a first order
RC circuit with v(0) 4 and R f C 0.5 . Hence,

v(t ) 4 e -2t V, t 0
To get to v o from v, we notice that v is the potential difference between node 1 and the
output terminal, i.e.
0 vo v
v o - v or v o ( t ) - 4 e -2t V, t 0

P.P.7.15

Let v1 be the potential at the inverting terminal.

v(t ) v() v(0) v() e - t


where RC 100 10 3 10 -6 0.1 ,

v(0) 0

v1 0 for all t

v1 v o v

(1)

For t > 0, the switch is closed and the op amp circuit is an inverting amplifier with
- 100
v o ()
(4 mV) -40 mV
10
From (1),
v() 0 v o () 40 mV
v( t ) 40(1 e10t)u(t) mV

Thus,

v o v1 v -v
v o 40(e10t 1)u(t) mV
This is a noninverting amplifier so that the output of the op amp is
R
v a 1 f v i
R1

P.P.7.16

R
40
v th v a 1 f v i 1 4.5 u ( t ) 13.5 u ( t )
20
R1

To get R th , consider the circuit shown in Fig. (a), where R o is the output resistance of
the op amp. For an ideal op amp, R o 0 so that

R th R 3 10 k
R3

Ro

R th
R th

R2
(a)

R th C 10 10 3 2 10 -6

V th

C
(b)

1
50

The Thevenin equivalent circuit is shown in Fig. (b), which is a first order circuit.
Hence,

v o ( t ) 13.5 1 e - t u ( t )

v o (t ) 13.5(1 e50t)u(t) V
P.P.7.17
The schematic is shown in Fig. (a). Construct and save the schematic.
Select Analysis/Setup/Transient to change the Final Time to 5 s. Set the Print Step
slightly greater than 0 (20 ns is default). The circuit is simulated by selecting Analysis/
Simulate. In the Probe menu, select Trace/Add and display V(R2:2) as shown in Fig. (b).

(a)

(b)

P.P.7.18
The schematic is shown in Fig. (a). While constructing the circuit, rotate
L1 counterclockwise through 270 so that current i(t) enters pin 1 of L1 and set IC = 10
for L1. After saving the schematic, select Analysis/Setup/Transient to change the Final
Time to 1 s. Set the Print Step slightly greater than 0 (20 ns is default). The circuit is
simulated by selecting Analysis/ Simulate. After simulating the circuit, select Trace/Add
in the Probe menu and display I(L1) as shown in Fig. (b).

(a)

(b)

P.P.7.19

v(0) 0 . When the switch is closed, we have the circuit shown below.

10 k

+
80 F

9V

b
We find the Thevenin equivalent at terminals a-b.
10 (R 4)
R th (R 4) || 10
R 14

v th v()

R4
(9)
R 14

v(t ) v() v(0) v() e - t ,

v(t ) v() 1 e

-t

R th C

Since v(0) 0 ,
v( t )
9
1 e -t mA
i( t )

R4 R4
Assuming R is in k,

9
1 e -t 0 10 -3
R 14
R 14
(0.12)
1 e -t 0
9
0.12R 1.68 7.32 0.12R

e -t 0 1
9
9

120 10 -6

or

t 0 ln
7.32 0.12R
10 (R 4)

t0
80 10 -6 ln
7.32 0.12R
R 14

When R = 0,
9
40 80 10 -6
0.04723 s
t0
ln
7.32
14

4 k

When R = 6 k,
100
9
t0
80 10 - 6 ln
0.124 s
20
6 .6
The time delay is between 47.23 ms and 124 ms.

P.P.7.20

(a)
(b)
(c)
(d)
(e)

q = CV = (2x103)(80) = 160 mC.


1
1
W CV 2 (2 10 -3 )(6400) 6.4 J
2
2
q
0.16
I

200 A
t 0.8 10 -3
w
6 .4
p

8 kW
0.8 10 -3
t
q
0.16
t

32 s
I 5 10 -3

L 500 10 -3
P.P.7.21

2.5 ms
R
200
110
i()
550 mA
i(0) 0 ,
200
i(t ) 550 1 e - t mA
350 mA i( t 0 ) 550 1 e - t 0 mA
35
20
1 e -t 0
e -t 0
55
55

e t0

55
20

55
55
t 0 ln 2.5 ln ms
20
20
t 0 2.529 ms

P.P.7.22

(a)
(b)
(c)

5L 5 20 10 -3

20 ms
R
5
2
12
1 2 1
-3

W LI 20 10 57.6 mJ
5
2
2
12 5
di
24 kV
V L 20 10 -3
2 10 -6
dt
t 5

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy