Adsd PPR Cat 1
Adsd PPR Cat 1
Adsd PPR Cat 1
SESSION (2018-19)
Q1) a) Expain the different design units used in Vhdl with their syntax. (5M)
OR
Q2) a) Expain Vhdl development flow with suitable flow chart. (6M)
Q2) b) What are the advantages of vhdl over other conventional programming
languages. (4m)
Q3) b) Write a vhdl code for a 3:8 decoder using selected signal assignment statement.
(4M)
OR
Q4) a) Write a vhdl code for a Four – bit adder using structural type of modelling and
placing the component inside the architecture body. (5M)
Q4)b) what are data objects used in Vhdl. Expain with their syntax. (5M)
Q5)a) Write a vhdl code for BYTE ADDER circuit using generate statement. (5M)
Q5)b) Write the structural description of 16:1 mux using 4:1 mux using vhdl. (5M)
OR
Q6)a) What is subprogram? Explain ‘Function’ and ‘Procedure’ with their syntax. (5M)