M54HC390 M74HC390: Dual Decade Counter
M54HC390 M74HC390: Dual Decade Counter
M54HC390 M74HC390: Dual Decade Counter
M74HC390
. HIGH SPEED
. ICC = 4 µA (MAX.) AT TA = 25 °C
HIGH NOISE IMMUNITY
. 10 LSTTL LOADS
SYMMETRICAL OUTPUT IMPEDANCE
(Plastic Package) (Ceramic Package)
. tPLH = tPHL
WIDE OPERATING VOLTAGE RANGE M1R C1R
. VCC (OPR) = 2 V TO 6 V
PIN AND FUNCTION COMPATIBLE WITH
54/74LS390
(Micro Package)
ORDER CODES :
M54HC390F1R
(Chip Carrier)
M74HC390M1R
M74HC390B1R M74HC390C1R
DESCRIPTION
The M54/74HC390 is a high speed CMOS DUAL
DECADE COUNTER fabricated in silicon gate
C2MOS technology. It has the same high speed per-
formance of LSTTL combined with true CMOS low
power consumption.
This dual decade counter contains two independent
ripple carry counters. Each counter is composed of
a divide-by-two and divide-by-five counter. The
divide-by-two and divide-by-five counters can be
cascaded to form dual decade, dual biquinary, or
various combinations up to a single divide-by-100
counter.
Each 4-bit counter is incremented on the high to low
transition (negative edge) of the clock input, and
each has an independent clear input. When clear is
set low all four bits of each counter are set to low.
This enables count truncation and allows the im-
plementation of divide-by-N counter configurations.
NC =
All inputs are equipped with protection circuits No Inter-
against static discharge and transient excess volt- nal Con-
age.
TRUTH TABLE
OUTPUTS
COUNT BCD COUNT * BI-QUINARY **
QD QC QB QA QA QD QC QB
0 L L L L L L L L
1 L L L H L L L H
2 L L H L L L H L
3 L L H H L L H H
4 L H L L L H L L
5 L H L H H L L L
6 L H H L H L L H
7 L H H H H L H L
8 H L L L H L H H
9 H L L H H H L L
INPUTS OUTPUTS
CLOCK A CLOCK B CLEAR QA QB QC QD
X X H L L L L
X L BINARY COUNT UP
X L QUINARY COUNT UP
Note: * Output QA is connected to input CLOCK B for BCD count.
** Output QD is connected to input CLOCK A for bi-quinary count.
2/13
M54/M74HC390
BLOCK DIAGRAM
LOGIC DIAGRAM
3/13
M54/M74HC390
TIMING CHART
4/13
M54/M74HC390
5/13
M54/M74HC390
DC SPECIFICATIONS
Test Conditions Value
Symbol Parameter TA = 25 oC -40 to 85 oC -55 to 125 oC Unit
VCC
54HC and 74HC 74HC 54HC
(V)
Min. Typ. Max. Min. Max. Min. Max.
VIH High Level Input 2.0 1.5 1.5 1.5
Voltage 4.5 3.15 3.15 3.15 V
6.0 4.2 4.2 4.2
V IL Low Level Input 2.0 0.5 0.5 0.5
Voltage 4.5 1.35 1.35 1.35 V
6.0 1.8 1.8 1.8
V OH High Level 2.0 1.9 2.0 1.9 1.9
VI =
Output Voltage 4.5 IO=-20 µA 4.4 4.5 4.4 4.4
VIH
V
6.0 or 5.9 6.0 5.9 5.9
4.5 V IL IO=-4.0 mA 4.18 4.31 4.13 4.10
6.0 IO=-5.2 mA 5.68 5.8 5.63 5.60
VOL Low Level Output 2.0 0.0 0.1 0.1 0.1
VI =
Voltage 4.5 IO= 20 µA 0.0 0.1 0.1 0.1
VIH
V
6.0 or 0.0 0.1 0.1 0.1
4.5 V IL IO= 4.0 mA 0.17 0.26 0.33 0.40
6.0 IO= 5.2 mA 0.18 0.26 0.33 0.40
II Input Leakage VI = VCC or GND ±0.1 ±1 ±1 µA
6.0
Current
ICC Quiescent Supply 6.0 VI = VCC or GND 4 40 80 µA
Current
6/13
M54/M74HC390
7/13
M54/M74HC390
WHEN THE OUTPUTS DRIVE CAPACITIVE LOAD, TOTAL CURRENT CONSUMPTION IS TO BE A SUM OF THE VALUE CALCULATED
FROM CPD AND ∆ICC OBTAINED FROM THE FOLLOWING FORMULA.
Ca fCK 2Cb Cc Cd
∆ICC = fCK . VCC . 2 + 2 . VCC . 5 + 5 + 5
Ca – Cd ARE THE CAPACITANCE AT QA ∼ QD OUTPUT.
8/13
M54/M74HC390
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
a1 0.51 0.020
b 0.5 0.020
b1 0.25 0.010
D 20 0.787
E 8.5 0.335
e 2.54 0.100
e3 17.78 0.700
F 7.1 0.280
I 5.1 0.201
L 3.3 0.130
Z 1.27 0.050
P001C
9/13
M54/M74HC390
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 20 0.787
B 7 0.276
D 3.3 0.130
E 0.38 0.015
e3 17.78 0.700
N 10.3 0.406
Q 5.08 0.200
P053D
10/13
M54/M74HC390
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 1.75 0.068
a1 0.1 0.2 0.004 0.007
a2 1.65 0.064
b 0.35 0.46 0.013 0.018
b1 0.19 0.25 0.007 0.010
C 0.5 0.019
c1 45° (typ.)
D 9.8 10 0.385 0.393
E 5.8 6.2 0.228 0.244
e 1.27 0.050
e3 8.89 0.350
F 3.8 4.0 0.149 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.019 0.050
M 0.62 0.024
S 8° (max.)
P013H
11/13
M54/M74HC390
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
d1 2.54 0.100
d2 0.56 0.022
e 1.27 0.050
e3 5.08 0.200
F 0.38 0.015
G 0.101 0.004
M 1.27 0.050
M1 1.14 0.045
P027A
12/13
M54/M74HC390
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No
license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned
in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use ascritical components in life support devices or systems without express
written approval of SGS-THOMSON Microelectonics.
13/13