STNS01

Li-Ion linear battery charger with LDO

Datasheet - production data

Applications
• Portable MP3 players
• Portable low-power devices
• Fitness portable devices

Description
The STNS01 is a linear charger for single-cell Li-
DFN12L (3 x 3 mm²) Ion batteries integrating an LDO regulator and
several battery protection functions.
The device uses a CC/CV algorithm to charge the
battery. The fast-charge current can be
programmed using an external resistor. Pre-
Features charge current and termination current are scaled
accordingly. The floating voltage value is 4.2 V.
• Charges single-cell Li-Ion batteries with CC-CV
algorithm and charge termination The input supply voltage is normally used to
charge the battery and provide power to the LDO
• Charge current programmable up to 200 mA regulator. When a valid input voltage is not
• 1% accuracy on floating voltage (4.2 V) present and the battery is not empty, the device
• Integrated 3.1 V LDO regulator automatically switches to battery power.
• Automatic power path management The STNS01 integrates overcharge,
• Battery overcharge protection
overdischarge and overcurrent protection circuitry
to prevent the battery from being damaged under
• Battery overdischarge protection fault conditions. It also features a charger enable
• Battery overcurrent protection input to stop the charging process when battery
• Charging timeout
overtemperature is detected by external circuitry.

• Very low battery leakage in When the shutdown mode is activated, the battery
overdischarge/shutdown mode power consumption is reduced to less than
500 nA to maximize battery life during shelf time
• Low quiescent current or shipping.The device is available in a 3 × 3 mm²
• Charge/fault status output 12-lead DFN package.
• Charger enable input
• Available in a 12-lead (3 x 3 mm²) DFN
package

Table 1. Device summary

Order code Package Packaging

STNS01PUR DFN12L (3 x 3 mm²) 3000 parts per reel

July 2013 DocID024654 Rev 2 1/29

This is information on a product in full production. www.st.com 29
Contents STNS01

Contents

1 Schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

2 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

3 Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

4 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

5 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

6 Typical performance characteristics (curves) . . . . . . . . . . . . . . . . . . 10

7 Functional pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

8 Operation description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
8.1 Power-on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
8.2 Battery charger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
8.3 Battery temperature monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
8.4 Battery overcharge protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
8.5 Battery overdischarge protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
8.6 Battery discharge overcurrent protection . . . . . . . . . . . . . . . . . . . . . . . . . 21
8.7 Input overcurrent protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
8.8 SYS and LDO short-circuit protection . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
8.9 IN overvoltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
8.10 Shutdown mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
8.11 Thermal shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
8.12 Reverse current protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

9 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

2/29 DocID024654 Rev 2

STNS01 Schematic

1 Schematic

Figure 1. Application schematic

LOAD
LDO

VBUS IN CLDO
RCHG
GND
CIN

CHG System
Alternative
Load SYS CEN

CSYS SD
RDIV1 RDIV2
BATMS

NTC
ISET
BATSNS
RISET
BAT
GND
CBAT T
Battery Pack

AM09934v1

Table 2. List of external components

Component Manufacturer Part number / Description Value Size
CIN Murata GRM188R71A225KE15D 2.2 μF 0603
CSYS Murata GRM188R71A225KE15D 2.2 μF 0603
CLDO Murata GRM188R71A225KE15D 2.2 μF 0603
CBAT Murata GRM188R61A475KE15D 4.7 μF 0603
RISET Any Resistor 1 kΩ – 13 kΩ 0603
RCHG Any Resistor 600 Ω 0603
RDIV1, RDIV2 Any Depending on the BATMS status 0603
D1 Any Diode Led 0603

DocID024654 Rev 2 3/29

Block diagram STNS01

2 Block diagram

Figure 2. STNS01 Block diagram

USB M1 M2
Power Supply IN
SYS
(SOURCE)

LDO. 3.1V,
Current 100mA
Limit
Enable LDO

CEN M3
CHG
SD
Control CC/CV
Charger M4
NTC Block M5
BATMS
IBAT Sense

ISET BATSNS

BAT
RISET T

AM09936v1

4/29 DocID024654 Rev 2

STNS01 Pin configuration

3 Pin configuration

Figure 3. Pin configuration (top view)

IN BAT
SYS BATSNS
LDO BATMS
SD ISET
CHG NTC
CEN GND
AM12708v1

Table 3. Pin description

Pin name Pin number Description

Input supply voltage. Bypass this pin to ground with a 2.2 μF

IN 1
capacitor
System output. Bypass this pin to ground with a 2.2 μF ceramic
SYS 2
capacitor
3.1 V LDO output. Bypass this pin to ground with a 1 μF ceramic
LDO 3
capacitor
SD 4 Shutdown. Active high. 500 kΩ internal pull-down
CHG 5 Charging/Fault flag. Active low
CEN 6 Charger enable pin. Active high. 500 kΩ internal pull-up (to LDO)
GND 7 Ground
NTC 8 Battery temperature monitor pin
ISET 9 Fast-charge programming resistor
BATMS 10 Battery voltage measurement pin
Battery voltage sensing. Connect as close as possible to the
BATSNS 11
battery’s positive terminal
Battery - positive terminal. Bypass this pin to GND with a 4.7 μF
BAT 12
ceramic capacitor
Exposed pad - Connect to GND

DocID024654 Rev 2 5/29

Maximum ratings STNS01

4 Maximum ratings

Table 4. Absolute maximum ratings

Symbol Parameter Test conditions Value Unit

DC voltage -0.3 to +10.0 V

VIN Input supply voltage pin Non repetitive, 60s
-0.3 to +16.0 V
pulse length

VLDO LDO output pin voltage DC voltage -0.3 to +4.0 V

VSYS SYS pin voltage DC voltage -0.3 to +6.5 V

VCHG CHG pin voltage DC voltage -0.3 to +6.5 V

VLGC Voltage on logic pins (CEN, SD) DC voltage -0.3 to +4.0 V

VISET Voltage on ISET pin DC voltage -0.3 to +2 V

VNTC Voltage on NTC pin DC voltage -0.3 to 3.1 V

VBAT, Voltage on BAT and BATSNS DC voltage

-0.3 to +5.5 V
VBATSNS pins

VBATMS Voltage on BATMS pin DC voltage -0.3 to VBAT+0.3 V

ESD Human Body Model JS-001-2010 ±2000 V

TAMB Operating ambient temperature -40 to +85 °C

TJ Maximum junction temperature +125 °C

TSTG Storage temperature -65 to +150 °C

Note: Absolute maximum ratings are those values beyond which damage to the device may occur.
Functional operation under these conditions is not implied.

Table 5. Thermal data

Symbol Parameter Value Unit

RthJA Thermal resistance junction-ambient 49 °C/W

RthJC Thermal resistance junction-case 4.2 °C/W

6/29 DocID024654 Rev 2

STNS01 Electrical characteristics

5 Electrical characteristics

The values given in the following table are valid for - 40 °C < TJ < + 85 °C, VIN = 5 V,
VBAT = 3.6 V, CLDO = 1 μF, CBATT = 4.7 μF, CIN = CSYS = 2.2 μF, RISET = 1 kΩ, SD = Low,
CEN = High, unless otherwise specified.

Table 6. Electrical characteristics

Symbol Parameter Test conditions Min. Typ. Max. Unit

VIN Operating input voltage 4.55 5.4 V

VINOVP Input overvoltage protection VIN rising 5.6 5.9 6.2 V
Input overvoltage protection
VINOVPH VIN falling 200 mV
hysteresis
VUVLO Undervoltage lockout VIN falling 3.95 4.18 4.35 V
VUVLOH Undervoltage lockout hysteresis VIN rising 300 mV
Charger disable mode (CEN=Low),
400 μA
ISYS = ILDO = 0 A
IIN IN supply current
Charging, VHOT < VNTC < VCOLD,
1.4 mA
including RISET current
VFLOAT Battery floating voltage IBAT = 1 mA 4.158 4.2 4.242 V
Battery-powered mode
6 10 μA
(VIN<VUVLO), ILDO = 0 A
Standby mode, charge terminated 6 10 μA
IBAT BAT pin supply current
Shutdown mode (SD = High) 100 500
Overdischarge mode nA
100 500
(VBAT < VODC, VIN < VUVLO)
RISET = 1 kΩ, constant-current
180 200 220
mode
RISET = 13 kΩ, constant-current
IFAST Fast-charge current 12 15 18 mA
mode
RISET = 500 Ω, constant-current
400
mode ILDO + ISYS < 100 mA
Fast-charge programming
RISET 1 13 kΩ
resistor range
VISET ISET regulated voltage 1 V
Pre-charge to fast-charge
VPRE Charger active 3 V
battery voltage threshold
IPRE Pre-charge current VBAT < 3 V, charger active 20 %IFAST
IEND End-of-charge current Charging in CV mode 10 %IFAST
Battery voltage overcharge
VOCHG VBAT rising 4.245 4.275 4.305 V
threshold
Battery voltage overdischarge
VODC VIN < VUVLO, ILDO = 100 mA 2.750 2.8 2.850 V
threshold

DocID024654 Rev 2 7/29

Electrical characteristics STNS01

Table 6. Electrical characteristics (continued)

Symbol Parameter Test conditions Min. Typ. Max. Unit

Battery voltage overdischarge

VODCR 3.0 V
release threshold
RON-IB Input to battery on-resistance 1 1.5 Ω
RON-BS Battery to sys on-resistance ISINK = 100 mA 0.38 0.55 Ω
RON- BATSNS to BATMS on-
ISINK = 500 μA 270 Ω
BATMS resistance
VOL Output low level (CHG) ISINK = 5 mA 0.4 V
Logic LOW input level (SD,
VIL VLDO = 3.1 V 0.4 V
CEN)
Logic HIGH input level (SD,
VIH VLDO = 3.1 V 1.6 V
CEN)
RUP CEN pull-up resistor 375 500 625 kΩ
RDOWN SD pull-down resistor 375 500 625 kΩ
VLDO LDO output voltage ILDO = 1 mA 3.007 3.1 3.193 V
VOUT-
LDO static load regulation ILDO = 1 mA to 150 mA ±0.002 %/mA
LOAD

ISC LDO short-circuit current RLOAD = 0 250 350 mA

Battery discharge overcurrent VIN < VUVLO or VIN > VINOVP
IBATOCP 400 650 mA
protection (Powered from BAT)
VSYS > VILIMSCTH; VUVLO < VIN <
IINLIM Input current limitation 1 A
VINOVP (powered form IN)
Input current limitation in short- VSYS < VILIMSCTHINOVP (powered
IINLIMSC 400 mA
circuit conditions form IN)
SYS voltage threshold for input
VILIMSCT
current limitation short-circuit VUVLO < VIN < VINOVP 2 V
H detection
LDO short-circuit protection VIN < VUVLO or VIN > VINOVP
VSCLDO 0.7 V
threshold (Powered from BAT)
SYS short-circuit protection VIN < VUVLO or VIN > VINOVP VBAT
VSCSYS V
threshold (Powered from BAT) -0.8
INTCB NTC pin bias current VNTC = 0.25 V 48 50 52 μA
Thermal management hot
VHOT Increasing NTC temperature 0.234 0.246 0.258 V
threshold
Thermal management cold
VCOLD Decreasing NTC temperature 1.28 1.355 1.43 V
threshold
Hot/cold temperature threshold
THYST 10 k NTC, ß = 3370 3 °C
hysteresis
TSD Thermal shutdown die temp. 180 °C
fFAULT CHG pin blinking frequency Fault condition 1 Hz
VBAT = 3.5V, RNTC = 10 kΩ, battery
Input voltage connection to
tCHGD detection not included 240 ms
charging-start delay
(tBDSRC + tBDSNK)

8/29 DocID024654 Rev 2

STNS01 Electrical characteristics

Table 6. Electrical characteristics (continued)

Symbol Parameter Test conditions Min. Typ. Max. Unit

VBAT > VOCHG, VUVLO < VIN <

tOCD Overcharge detection delay 1.2 s
VINOVP
VBAT < VODC VIN < VUVLO or
tODD Overdischarge detection delay 400 ms
VIN > VINOVP
Discharge overcurrent detection IBAT > IBATOCP, VIN < VUVLO or
tDOD 14 ms
delay VIN > VINOVP
Pre-charge to fast-charge
tPFD Rising 100 ms
transition deglitch time
Fast-charge to pre-charge fault
tFPD 10 ms
deglitch time
tEND End-of-charge deglitch time 100 ms
tPRE Pre-charge timeout VBAT < VPRE, charging 1800 s
tFAST Fast-charge timeout 36000 s
Battery temperature transition
tNTCD 100 ms
deglitch time
tPW CEN/SD valid input pulse width 10 ms
tTHPD Thermal protection deglitch time 10 ms

DocID024654 Rev 2 9/29

Typical performance characteristics (curves) STNS01

6 Typical performance characteristics (curves)

Figure 4. Start-up Figure 5. Start - up VBAT = 0 V

LDO VBAT
2 V/div 1 V/div

VSYS LDO
2 V/div 2 V/div

VIN VSYS
2 V/div 2 V/div
VIN
ICHG 2 V/div
0.05 A/div

100 ms/div 100 ms/div

VIN = 0 V to 5 V, VBAT = 3.6 V, ICHG = 200 mA VIN = 0 V to 5 V, VBAT = 30 V, ICHG = 100 mA

Figure 6. Input OVP Figure 7. IPRE-CHG to IFAST-CHG

VIN
3 V/div

LDO VBAT
3 V/div 0.9 V/div

VBAT IFAST-CHG
3 V/div ICHG
0.08 A/div
IPRE-CHG
ICHG NO-CHG
0.1 A/div

500 ms/div 50 ms/div

VIN = 5.5 V to 6.8 V, VBAT = 3.6 V, ICHG = 100 mA VIN = 5 V, VBAT = 1.8V - 3.6 V, ICHG = 200 mA

Figure 8. Plug USB Figure 9. Unplug USB (battery powered)

VBAT VBAT
2 V/div 2 V/div

LDO LDO
2 V/div 2 V/div
VIN VIN
3 V/div 3 V/div

ICHG ICHG
0.1 V/div 0.2 V/div

200 ms/div 50 ms/div

VIN = 0 V to 5 V, VBAT = 3.6 V, ICHG = 200 mA VIN = 5 V to 0 V, VBAT = 3.6 V, ICHG = 200 mA

10/29 DocID024654 Rev 2

STNS01 Typical performance characteristics (curves)

Figure 10. RON-BS vs. temperature Figure 11. Battery voltage vs. charge current

0.6 4.24

4.23
0.5
4.22
0.4
4.21
RONBS

VBAT (V)
0.3 4.2
4.19
0.2
4.18
0.1
4.17
V IN = 5 V, V B AT = 3.6 V, I C HG = 100 mA
0 4.16
-100 -50 0 50 100 150 0 100 200 300 400 500 600
Temperature ICHG (mA)

Figure 12. Load transient LDO pre-chg Figure 13. Load transient LDO fast-chg

ILDO ILDO
0.02 A/div 0.02 A/div

LDO LDO
0.1 V/div 0.1 V/div
Offset Offset
3.1 V 3.1 V

1 ms/div 1 ms/div

VIN = 5 V, VBAT < VPRE, IPRE = 20 mA, ILDO = 0 to 50 mA VIN = 5 V, VBAT ≥ VPRE, IFAST = 100 mA, ILDO = 0 to 50 mA

Figure 14. VLDO vs. temperature Figure 15. VLDO load static regulation

3.24 3.24

3.21 3.21

3.18 3.18

3.15 3.15
LDO [V]

LDO [V]

3.12 3.12

3.09 3.09
3.06 3.06

3.03 3.03
V IN = 5 V, V B AT = 3.6 V, I C HG = 1 mA V IN = 5 V , V B AT = 3.6 V , I C HG = 100 mA
3 3
-100 -50 0 50 100 150 0 40 80 120 160 200
T [°C] ILDO [mA]

DocID024654 Rev 2 11/29

Functional pin description STNS01

7 Functional pin description

Pin 1: IN
5 V input supply voltage. This pin supplies power to the SYS pin and the battery charger
when the input voltage is higher than VUVLO and lower than VINOVP. Bypass this pin to GND
with a 2.2 μF ceramic capacitor.
Pin 2: SYS
LDO input voltage. This pin can be used to supply up to 100 mA to external devices. The
voltage source of this pin can be either IN or BAT depending on the operating conditions.
Refer to Table 7 for more details. Bypass this pin to GND with a 2.2 μF ceramic capacitor.

Table 7. SYS pin voltage

VIN VBAT VSYS LDO

> VUVLO & < VINOVP X (don’t care) VIN(1) ON

< VUVLO < VODC(2) Not powered OFF

< VUVLO > VODC(2) VBAT(1) ON

> VINOVP < VODC(2) Not powered OFF

> VINOVP > VODC(2) VBAT(1) ON

1. Voltage drop over internal MOSFETs not included.

2. VODCR if shutdown mode or overdischarge protection has been previously activated.

Pin 3: LDO
LDO output voltage. This pin outputs a 3.1 V regulated voltage and can supply up to 100
mA. Bypass this pin to GND with a 1 μF ceramic capacitor.
Pin 4: SD
Shutdown input. A logic high level on this pin when the input voltage (VIN) is not valid makes
the device enter shutdown mode. In this mode the battery drain is reduced to less than 500
nA and the SYS and LDO voltages are not present. Connecting a valid input voltage
(VUVLO<VIN<VINOVP) restores normal operating conditions if the battery voltage is higher
than VODCR.
If the device is in shutdown mode and the battery voltage is lower than VODCR, when a valid
input voltage is connected and then disconnected again, the STNS01 doesn't exit shutdown
mode (see Figure 16).
This pin has an internal 500 kΩ pull-down resistor.

12/29 DocID024654 Rev 2

STNS01 Functional pin description

Figure 16. Shutdown mode entry and exit (not to scale, deglitch times not included)
VBAT
The
Shutdown The
Shutdown The
Shutdown
image image image
cannot canno canno
VODCR be t be t be
display ed displa displa
VODC . Your y ed. y ed.
computer Your Your
may not comp comp
VIN hav e
enough
uter
may
uter
may
memory not not
VINOVP to open hav e hav e
the enoug enoug
VUVLO image, or h h
the memo memo
image ry to ry to
may open open
SD hav e
been
the
image
the
image
corrupte , or , or
d. the the
Restart image image
y our may may
computer hav e hav e
and t bee bee

AM10402v1

Pin 5: CHG
Active-low open-drain charging/fault flag. This pin is active when the charging process is
ongoing and toggles at 1 Hz if a fault condition has been detected. Refer to Table 8 for more
details. This pin is active only when a valid voltage is connected to the IN input (VUVLO < VIN
< VINOVP).

Table 8. CHG pin state (VUVLO < VIN < VINOVP)

Device state CHG pin state

Not charging High Z

Charging Low
Battery temperature fault Toggling
Overcharge fault Toggling
Charging timeout (precharge, fast charge) Toggling
Battery voltage below VPRE after the fast charge starts Toggling

Pin 6: CEN
Charger enable pin. A logic low level on this pin disables the battery charger. A transition
from high to low and then back to high restarts the charger when the charge cycle has been
stopped for one of the following reasons:
– Charging timeout (pre-charge, fast-charge)
– Battery voltage below VPRE after the fast-charge has already started
– End of charge
The CEN pin has no effect if the charge cycle has been stopped for a battery overcharge
condition.

DocID024654 Rev 2 13/29

Functional pin description STNS01

If the charger is temporarily stopped because of the battery temperature being out of the
normal range, a logic low level on the CEN pin disables the charger and resets the charging
timeout timers. If CEN is then driven high again the charger is restarted only if a no-fault
condition is active (including battery temperature out of range).
This pin has an internal 500 kΩ pull-up resistor connected to LDO and must be left floating
or tied high at power on.

Figure 17. Charge disable / enable

VIN = 5.0 V, VBAT = 3.2 V, ICHG = 80 mA

VIN
3 V/div

ENABLE CHG
CEN
3 V/div DISABLE CHG

VBAT
3 V/div

ICHG
0.1 A/div

100 ms/div

Pin 7: GND
Device ground pin.
Pin 8: NTC
Battery temperature monitoring pin. Connect the battery's NTC resistor to this pin. The
charging cycle is put on hold when the battery temperature is outside of the safe
temperature range (0 °C to 45 °C). See Section 8.3 for more details.
Pin 9: ISET
Fast-charge current programming pin. Connect a resistor (RISET) to ground to set the fast-
charge current (IFAST) according to the following equation:
IFAST = VISET / RISET * K
Where VISET = 1 V and K = 200. Fast-charge currents ranging from 15 mA to 200 mA can
be programmed. Pre-charge current and end of charge current are scaled accordingly.
Charging currents higher than 200 mA can be programmed but the increased voltage drop
over internal MOSFETs can limit the minimum input voltage (VIN) needed to obtain full
charge.
Pin 10: BATMS
Battery voltage measurement pin. This pin is internally shorted to the BATSNS pin during
normal operating conditions to monitor the battery voltage. The BATMS pin is disconnected
from the battery if the LDO output voltage drops to zero (battery discharge overcurrent,
battery overdischarge, shutdown mode, short-circuit on SYS or LDO).

14/29 DocID024654 Rev 2

STNS01 Functional pin description

Pin 11: BATSNS

Battery voltage sense pin. This pin is needed to ensure accuracy on the floating voltage and
battery voltage protection thresholds. The BATSNS pin must be connected as close as
possible to the battery's positive terminal.
Pin 12: BAT
Battery's positive terminal connection pin. Bypass this pin to GND with a 4.7 μF ceramic
capacitor.

DocID024654 Rev 2 15/29

Operation description STNS01

8 Operation description

The STNS01 is a power management IC integrating a battery charger with power path
function, battery protection circuitry, battery temperature monitoring and a 3.1 V 100 mA
LDO.
When a valid input voltage (VIN) is present on the IN pin, after security checks are
performed, the battery charger starts charging the battery using a constant-current/constant-
voltage charging algorithm.
The input voltage (VIN) is considered to be valid if it is higher than VUVLO and lower than
VINOVP.
The power path architecture allows charging the battery and supplying the system at the
same time. When the input voltage is not valid, the LDO (and every external IC connected to
SYS) is supplied by the battery through a low resistance path.
The device also provides protection to the battery against the following fault conditions:
– overcharge
– overdischarge
– charge overcurrent
– discharge overcurrent
If a fault condition is detected while the input voltage is valid (VUVLO < VIN < VINOVP), the
CHG pin starts toggling to inform the control logic that an error occurred.
The device can also be put in reduced battery drain mode (shutdown, IBAT < 500 nA) to
maximize battery life during end-product shipping and shelf time.

8.1 Power-on
When the device is in shutdown mode, the pins LDO and SYS are not supplied. In order to
turn the device on a valid input voltage must be connected (VIN).
The CEN pin must be floating or tied high during power-on for proper operation.

8.2 Battery charger

The STNS01's battery charger is designed to charge single cell Li-Ion batteries up to 4.2 V
using a CC-CV charging algorithm (see Figure 6). When a valid input voltage is detected,
the STNS01 starts the charge cycle and the CHG pin switches from high impedance to low
level.
The charging process starts if the battery voltage is higher than VBATMIN. If the battery is
deeply discharged (the battery voltage is lower than VPRE and higher than VBATMIN) the
charger enters the pre-charge phase and starts charging in constant-current mode using a
low current (IPRE = 20% IFAST). If the battery voltage does not reach the VPRE threshold
within tPRE, the charging process is stopped and a fault is signaled.
When the battery voltage reaches the VPRE threshold, the constant-current fast-charge
phase is entered and the charging current is increased to IFAST. The value of IFAST can be
programmed from 15 mA to 200 mA using an external resistor as described in the ISET pin
description (Section 7).

16/29 DocID024654 Rev 2

STNS01 Operation description

Once the fast-charge phase has started, if the battery voltage decreases again below VPRE,
the charging process is stopped and a fault is signaled. The constant-current fast-charge
phase lasts as long as the battery voltage is lower than VFLOAT. When VBAT reaches VFLOAT,
the charging algorithm switches to constant-voltage (CV) mode.
During the CV mode the battery voltage is regulated to VFLOAT and the charging current
starts decreasing. When the charging current reaches the IEND threshold (IEND = 10%
IFAST), the charging process is stopped and the CHG pin is put in high impedance.
If the fast-charge phase is not terminated within tFAST, the charging process is stopped and
a fault is signaled.
The battery temperature is monitored throughout the charging cycle for safety reasons. See
Section 8.3 for more details. Refer to Figure 18 for a simplified flowchart of the charging
process.

DocID024654 Rev 2 17/29

Operation description STNS01

Figure 18. Charging flowchart

Actions

Pre-charge: starts tPRE timer,

starts charging in CC mode
at I PRE
Start Fast-charge CC: starts tFAST
timer, increases charge
current to IFAST
Fast-charge CV: activates
Pre-charge the constant-voltagecontrol
loop
Start Alarm: the CHG pin
starts toggling

t PRE timer YES Stop charger Always active

Expired ? Start alarm During charge

NO

Is Battery YES
Resume
YES Temperature charging,
V BAT <V PRE ? Good? Stop alarm

NO NO

Fast-charge
CC Stop charger,
Start alarm

V BAT <V PRE YES

OR tFAST timer
expired ?
Always active
NO During charge
YES
V BAT <V FLOAT ?

NO
NO VBAT >VOCHG?

Fast-charge
CV
YES

Stop charger,
NO
I BAT <IEND ? Start alarm

YES

End End
AM12709v1

18/29 DocID024654 Rev 2

STNS01 Operation description

Figure 19. CC-CV charging profile (not to scale)

AM09939v1
I BAT
VBAT CC CV

OFF PRE FAST FAST OFF

VFLOAT

I FAST

VPRE
I PRE
I END

t
Figure 20. Charging cycle profile
AM17198v1
4.4 0.24
4.2 0.22
4 0.2
3.8 0.18
3.6 0.16

IBATT [mA]
VBATT [V]

3.4 0.14
3.2 0.12
3 VBATT 0.1
2.8 IBATT 0.08
2.6 0.06
2.4 0.04
2.2 0.02
V = 5 V; VSYS No Load; LDO Load = 100 mA; RISET = 1 kΩ
2 IN 0
8:55 9:38 10:22 11:05 11:48 12:31
Time [h:m]

8.3 Battery temperature monitoring

The STNS01 integrates the comparators, biasing circuit and control logic needed to monitor
the battery temperature through an external NTC resistor. This feature is active only during
the battery charging process in order to save power when the system is supplied from the
battery.
When the battery temperature goes outside the normal operating range (0 - 45 °C), the
charging process is put on hold, the alarm signal is activated (the CHG pin toggles) but the
charging timeout timers are kept running.

DocID024654 Rev 2 19/29

Operation description STNS01

If the temperature goes back into the normal operating range before the maximum charging
time has elapsed, the charging process is resumed from where it left off and the alarm signal
is cleared. If the charging timeout expires while the temperature is still outside the normal
operationg range, the charging process is stopped but can be restarted using the CEN pin.
Both temperature thresholds feature a 3 °C hysteresis.
The battery temperature monitoring block is designed to work with an NTC thermistor
having R25 = 10 kΩ and ß = 3370 (e.g. Mitsubishi TH05-3H103F).

8.4 Battery overcharge protection

The battery overcharge protection is a safety feature which is active when a valid input
voltage is connected and prevents the battery voltage from increasing over VOCHG. When an
overcharge condition is detected, the current path from the input to the battery is blocked
and the fault signal is activated (the CHG pin toggles). When the battery voltage falls again
under VOCHG the input voltage (VIN) must be disconnected and re-connected to restore
normal operating conditions.

8.5 Battery overdischarge protection

When there is no valid input voltage and the device is running on battery power, the battery
voltage is monitored to avoid overdischarge. If the battery voltage falls below VODC for more
than tODD, the device is turned off and battery drain is reduced to less than 500 nA. This
condition is called the overdischarge state.
When a valid input voltage is connected while in the overdischarge state, the charger and
the LDO are activated. If the input voltage is then disconnected, normal operation is
restored only if the battery voltage has increased above the overdischarge release threshold
(VODCR), otherwise the STNS01 remains in the battery overdischarge state.

Figure 21. Discharging cycle profile

AM17199v1
4.4 0.24
4.2 0.22
4 0.2
3.8 0.18
3.6 0.16
VBATT [V]

3.4 0.14
IBATT [mA]

3.2 0.12
3 0.1
2.8 0.08
2.6 0.06
2.4 VBATT 0.04
2.2 IBATT 0.02
2 0
5:52 6:01 6:10 6:18 6:27 6:36
Time [ h:m ]

20/29 DocID024654 Rev 2

STNS01 Operation description

8.6 Battery discharge overcurrent protection

When the STNS01 is powered from the BAT pin, a discharge overcurrent protection circuit
disables the device if the battery current exceeds IBATOCP for more than tDOD. A valid input
voltage (VIN) must be connected to restore normal operating conditions.

8.7 Input overcurrent protection

When the STNS01 is powered from the IN pin, a current limitation circuit prevents the input
current from increasing up to potentially destructive values. When VSYS is lower than
VILIMSCTH, the input current is limited to IINLIMSC in order to have reduced power dissipation
in short-circuit conditions. As soon as VSYS increases over VILIMSCTH, the current limitation
value is increased to IINLIM.

8.8 SYS and LDO short-circuit protection

In case of an abrupt short-circuit on SYS or LDO, the STNS01 is immediately turned off (no
deglitch). This short-circuit protection intervenes when the SYS voltage drops below VSCSYS
or the LDO output voltage drops below VSCLDO.

8.9 IN overvoltage protection

The STNS01 is normally powered from the battery when VIN > VINOVP while it is powered
from the IN pin when VUVLO < VIN < VINOVP. In the latter case, if the input voltage temporarily
increases over VINOVP due to a poorly regulated power supply, the STNS01 switches to
battery power to protect any external circuit connected to SYS.
If the input voltage (VIN) returns into the normal range, the device's supply voltage is
switched back to the IN pin.

8.10 Shutdown mode

A high level on the shutdown digital input pin (SD) when no valid input voltage is connected
makes the device enter shutdown (low power) mode. Battery drain is then reduced to less
than 500 nA. The exit conditions for the shutdown mode are the same as for the
overdischarge state (valid VIN connected and VBAT > VODCR).

8.11 Thermal shutdown

The STNS01 is protected against overheating which might be generated by the combination
of ambient temperature and internal heating due to power dissipation. When the die
temperature exceeds TSD the device is turned off.
In order to restore normal operation the input voltage (VIN) must be disconnected and re-
connected.

DocID024654 Rev 2 21/29

Operation description STNS01

8.12 Reverse current protection

In order to prevent undesired battery discharge, when the input voltage (VIN) is lower than
the battery voltage (VBAT), the current path from BAT to IN is blocked.

22/29 DocID024654 Rev 2

STNS01 Package mechanical data

9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of

ECOPACK® packages, depending on their level of environmental compliance. ECOPACK
specifications, grade definitions, and product status are available at: www.st.com.
ECOPACK is an ST registered trademark.

Table 9. DFN12L (3 x 3 x 0.75 mm) mechanical data

mm inch
Dim.
Min. Typ. Max. Min. Typ. Max.

A 0.70 0.75 0.80 0.028 0.030 0.031

A1 0 0.02 0.05 0 0.001 0.002
A3 0.20 0.008
b 0.18 0.25 0.30 0.007 0.010 0.012
D 2.85 3 3.15 0.112 0.118 0.124
D2 1.87 2.02 2.12 0.074 0.080 0.083
E 2.85 3 3.15 0.112 0.118 0.124
E2 1.06 1.21 1.31 0.042 0.048 0.052
e 0.45 0.018
L 0.30 0.40 0.50 0.012 0.016 0.020

DocID024654 Rev 2 23/29

Package mechanical data STNS01

Figure 22. DFN12L (3 x 3 x 0.75 mm) drawing dimensions

8085116_A

24/29 DocID024654 Rev 2

STNS01 Package mechanical data

Figure 23. Tape drawing (dimensions in mm.)

TAPE_7875978_M

DocID024654 Rev 2 25/29

Package mechanical data STNS01

Figure 24. Reel drawing (dimensions in mm.)

REEL_7875978_M

26/29 DocID024654 Rev 2

STNS01 Package mechanical data

Figure 25. DFN12L (3 x 3 mm²) footprint recommended data

DocID024654 Rev 2 27/29

Revision history STNS01

10 Revision history

Table 10. Document revision history

Date Revision Changes

17-May-2013 1 Initial release.

15-Jul-2013 2 Updated Table 6: Electrical characteristics.

28/29 DocID024654 Rev 2

STNS01

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE
IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH
PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR
ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED
FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN
WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE,
AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS.
PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE
CORRESPONDING GOVERNMENTAL AGENCY.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

DocID024654 Rev 2 29/29