MCP2561
MCP2561
MCP2561
VIO
Permanent
TXD
Dominant Detect
Driver CANH
VIO and
Slope Control
CANL
Mode
STBY
Control
CANH
Wake-Up
LP_RX(1)
Filter
CANL
Receiver
RXD CANH
HS_RX
CANL
VSS
Note 1: There is only one receiver implemented. The receiver can operate in Low-Power or High-Speed mode.
2: Only MCP2561FD has the SPLIT pin.
3: Only MCP2562FD has the VIO pin. In MCP2561FD, the supply for the digital I/O is internally connected
to VDD.
VBAT
5V LDO
0.1 μF
MCP2561FD
CANTX TXD
300 60
PIC®
CANRX RXD SPLIT
MCU 4700 pF
RBX STBY Optional(1) 60 CANL
VSS VSS CANL
Note 1: Optional resistor to allow communication during bus failure (CANL shorted to ground).
VBAT
5V LDO
1.8V LDO
0.1 μF 0.1 μF
A number of terms are defined in ISO-11898 that are 2.1.6 INTERNAL CAPACITANCE, CIN
used to describe the electrical characteristics of a CAN (OF A CAN NODE)
transceiver device. These terms and definitions are
Capacitance seen between CANL (or CANH) and
summarized in this section.
ground during the Recessive state, when the CAN
2.1.1 BUS VOLTAGE node is disconnected from the bus (see Figure 2-1).
VCANL and VCANH denote the voltages of the bus line 2.1.7 INTERNAL RESISTANCE, RIN
wires CANL and CANH relative to ground of each (OF A CAN NODE)
individual CAN node.
Resistance seen between CANL (or CANH) and
2.1.2 COMMON MODE BUS VOLTAGE ground during the Recessive state, when the CAN
RANGE node is disconnected from the bus (see Figure 2-1).
† NOTICE: Stresses above those listed under “Maximum ratings” may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at those or any other conditions above those indicated in
the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods
may affect device reliability.
SUPPLY
VDD Pin
Voltage Range VDD 4.5 — 5.5
Supply Current IDD — 5 10 mA Recessive; VTXD = VDD
— 45 70 Dominant; VTXD = 0V
Standby Current IDDS — 5 15 µA MCP2561FD
— 5 15 MCP2562FD; Includes IIO
High Level of the POR VPORH 3.8 — 4.3 V
Comparator
Low Level of the POR VPORL 3.4 — 4.0 V
Comparator
Hysteresis of POR VPORD 0.3 — 0.8 V
Comparator
VIO Pin
Digital Supply Voltage Range VIO 1.8 — 5.5 V
Supply Current on VIO IIO — 4 30 µA Recessive; VTXD = VIO
— 85 500 Dominant; VTXD = 0V
Standby Current IDDS — 0.3 1 µA (Note 1)
Undervoltage detection on VIO VUVD(IO) — 1.2 — V (Note 1)
BUS LINE (CANH; CANL) TRANSMITTER
CANH; CANL: VO(R) 2.0 0.5VDD 3.0 V VTXD = VDD; No load
Recessive Bus Output Voltage
CANH; CANL: VO(S) -0.1 0.0 +0.1 V STBY = VTXD = VDD; No load
Bus Output Voltage in Standby
Recessive Output Current IO(R) -5 — +5 mA -24V < VCAN < +24V
CANH: Dominant VO(D) 2.75 3.50 4.50 V TXD = 0; RL = 50 to 65
Output Voltage
CANL: Dominant 0.50 1.50 2.25 RL = 50 to 65
Output Voltage
Symmetry of Dominant VO(D)(M) -400 0 +400 mV VTXD = VSS (Note 1)
Output Voltage
(VDD – VCANH – VCANL)
Dominant: Differential VO(DIFF) 1.5 2.0 3.0 V VTXD = VSS; RL = 50 to 65
Output Voltage Figure 2-2, Figure 2-4
Recessive: -120 0 12 mV VTXD = VDD
Differential Output Voltage Figure 2-2, Figure 2-4
-500 0 50 mV VTXD = VDD,no load.
Figure 2-2, Figure 2-4
Note 1: Characterized; not 100% tested.
2: Only MCP2562FD has VIO pin. For the MCP2561FD, VIO is internally connected to VDD.
3: -12V to 12V is ensured by characterization, tested from -2V to 7V.
CANH
CANH, CANL, SPLIT
SPLIT SPLIT
floating
CANL
Time
VDD
CANH
VDD/2
RL
CL CL
Pin Pin
RL = 464
CL = 50 pF for all digital pins VSS VSS
VDD 0.1 µF
CANH
TXD
SPLIT CAN RL CL
Transceiver
RXD
15 pF CANL
GND STBY
CANH 500 pF
TXD
VOL
VDIFF (h)(i)
VDD
TXD (transmit data
input voltage)
0V
VDIFF (CANH,
CANL differential
voltage)
VSTBY VDD
Input Voltage
0V
VDD/2
VCANH/VCANL
VTXD = VDD 10
Minimum pulse width until CAN bus goes to Dominant state after the falling edge.
TXD
VDIFF (VCANH-VCANL)
Driver is off
11 12
TXD
5*tBIT(TXD)
tBIT(TXD)
RXD
8
tBIT(RXD)
Note: The bit time of a recessive bit after five dominant bits is measured on the RXD pin. Due
to asymmetry of the loop delay, and the CAN transceiver not being a push pull driver,
the recessive bits tend to shorten.
1307 1307
YYWW
8-Lead PDIP (300 mil) Example:
2561FDE 2561FDH
SN e^^1246
3 OR SN e^^1246
3
256 256
NNN
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
D A
N B
E1
NOTE 1
1 2
TOP VIEW
C A A2
PLANE
L c
A1
e eB
8X b1
8X b
.010 C
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
DATUM A DATUM A
b b
e e
2 2
e e
Units INCHES
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e .100 BSC
Top to Seating Plane A - - .210
Molded Package Thickness A2 .115 .130 .195
Base to Seating Plane A1 .015 - -
Shoulder to Shoulder Width E .290 .310 .325
Molded Package Width E1 .240 .250 .280
Overall Length D .348 .365 .400
Tip to Seating Plane L .115 .130 .150
Lead Thickness c .008 .010 .015
Upper Lead Width b1 .040 .060 .070
Lower Lead Width b .014 .018 .022
Overall Row Spacing § eB - - .430
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
QUALITY MANAGEMENT SYSTEM Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
CERTIFIED BY DNV Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
== ISO/TS 16949 == devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.