SRM Institute of Science and Technology: Ramapuram Campus

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY
RAMAPURAM CAMPUS
FACULTY OF ENGINEERING AND TECHNOLOGY
DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING
CYCLE TEST 2
Sub Code/Name : 19PEEC21J –DIGITAL SYSTEM Set : EVEN
DESIGN
Class : I Year / II Sem / B.Tech Date :
Max Marks :25 Marks Duration : 60 mins
PARTA (5x1= 5 Marks)
ANSWER ALL THE QUESTIONS
Q.No. Question Marks CO BL PI
A logic circuit which determines if one input is equal to an-
other is called
A) a comparator.
1 1 2 1 1.7.1
B) an adder.
C) a multiplexer.
D) a decoder.
A priority encoder means that
A) the lowest priority goes first.
2 B) the highest input has priority. 1 2 1 2.6.2
C) priority is programmed into the device.
D) the lowest input has priority.
A circuit which converts some binary code into a singular
active output representing its numerical value is a
A) demultiplexer.
3 1 2 2 2.6.4
B) comparator.
C) decoder.
D) multiplexer
How many possible combinations can a 5-bit Gray Code
4 have? 1 2 2 2.7.1
A) 32 B) 20 C) 5 D) 16
Which device is an application of sum-of-products (SOP)
5 logic? A) demultiplexer B) counter C) multiplexer D) 1 2 1 4.4.2
comparator
A binary code which is used to indicate the position of a
6 rotating shaft is the 39) A) Gray code. B) BCD code. C) 1 2 2 2.6.3
ASCII code. D) octal code
7 How is the number five (5) indicated on the outputs of a 1 2 2 2.5.1
7447 BCD-to-seven-segment code converter?
A) Segments a, c, d, f, and g active.
B) Segments a, c, d, e, f, and g are active.
C) Segments a, b, d, e, f, and g are active.
D) Segments a, c, d, and g are active.
The feature of Gray Code that makes it uniquely suited to
control of rotating machinery is that
A) each bit changes on every step of its count sequence.
8 1 2 2 1.6.1
B) it can only have four bits.
C) only one bit changes on each step of its count sequence.
D) it is really an analog code.
Which device is used in computer hardware to place ALU
9 results into the correct register? 1 2 1 2.7.2
A) demultiplexer B) encoder C) multiplexer D) decoder
When outputs a, b, c, d, and g of a 7447 BCD-to-seven-
segment code converter are active, what number will be
10 1 2 1 3.5.2
shown on the display?
A) 0 B) 7 C) 5 D) 3
Which of the following is NOT a latch?
11 A) S-R latch B) J-K latch C) Gated S-R latch D) Gated D 1 3 1 3.6.1
latch
The invalid state for S-R latch occurs when S and R are
12 _______. A) both high B) both low C) S = high, R = low D) 1 3 2 1.6.1
S = low, R = high
With regard to a D latch, ________.
A) the Q output follows the D input when EN is LOW
13 B) the Q output is opposite the D input when EN is LOW 1 3 2 2.5.2
C) the Q output follows the D input when EN is HIGH
D) the Q output is HIGH regardless of EN's input state
The last state of a modulus-11 binary counter is ________.
14 1 3 1 2.6.1
A)1011 B) 1010 C) 1001 D) 1100
The sentence “the data only appear at the output in parallel,
at the positive edge of the clock” refers to
A)Serial In Serial Out (SISO) shift register
15 1 3 1 2.8.2
B)Single In Bit Out (SIBO) shift register
C) Parallel In Serial Out (PISO) shift register
D) Parallel In Parallel Out (PIPO) shift register
A priority encoder means that
A)the lowest priority goes first.
16 B) the highest input has priority. 1 3 1 2.7.1
C) priority is programmed into the device.
D) the lowest input has priority
In mealy machine, the O/P depends upon?
A) Current State
17 B) Previous State 1 3 1 2.8.4
C) Only Input
D) State and Input
18 Which is the delay components in sequential system? 1 3 2 2.7.2
A) AND gates
B) Flip-flops
C) OR gates
D) XOR gates
How many types of latches are
19 1 3 1 2.6.2
A) 2 B) 3 C) 4 D)5
The full form of SR is
20 A) System rated B) Set reset C) Set ready D) None of the 1 3 1 1.6.1
above
PART B (2 X 10= 20 Marks)

ANSWER ALL THE QUESTIONS
Q.No Mark C
Question BL PI
. s O
Implement 4:16 decoder using 2:4 Decoder with variables
21 10 2 3 5.4.1
ABCD
OR
22 Explain the Priority Encoder and Implement a 8:3 Encoder 10 2 1 3.6.3
23 Implement the f(A,B,C) =(0,2,6,7) using a multiplexer. 10 2 2 2.8.2

OR
5 3 1 3.6.1
24 Explain all the shift registers in detail
5 3.6.1
Implement the Excess -3 to BCD code convertor circuit 3 4.5.1
25 3
OR
Give the Excitation table of
26 a) i)) J-K flip flop ii) SR flip flop 3 3 4.5.1
b)Explain the Types of FSM
Outcome Alignment Matrix:
Quality Matrix:
QUESTION CO distribution
NUMBER CO1 CO2 CO3 CO4 CO5
1 1
2 1
3 1
4 1
5 1
6 1
7 1
8 1
9 1
10 1
11 1
12 1
13 1
14 1
15 1
16 1
17 1
18 1
19 1
20 1
21 10
22 10
23 10
24 10
25 10
26 10
Total 40 40
Question No. BL Distribution

L1 L2 L3
1 1
2 1
3 1
4 1
5 1
6 1
7 1
8 1
9 1
10 1
11 1
12 1
13 1
14 1
15 1
16 1
17 1
18
1
19 1
20 1
21 10
22 10
23 10
24 10
25 10
26 10
Bloom’s level Distribution:
Prepared by: Scrutinized by:
Verified and approved by HOD

SRM Institute of Science and Technology: Ramapuram Campus

Uploaded by

Copyright:

Available Formats

SRM Institute of Science and Technology: Ramapuram Campus

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

SRM Institute of Science and Technology: Ramapuram Campus

Uploaded by

Copyright:

Available Formats

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

PART B (2 X 10= 20 Marks)

23 Implement the f(A,B,C) =(0,2,6,7) using a multiplexer. 10 2 2 2.8.2

Outcome Alignment Matrix:

Question No. BL Distribution

Bloom’s level Distribution:

Prepared by: Scrutinized by:

Verified and approved by HOD

You might also like

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.