Scribd
Upload
380 views

Experiment Half Adder and Full Adder

igil

Uploaded by

arraynd
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
380 views

Experiment Half Adder and Full Adder

igil

Uploaded by

arraynd
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 5

Electrical and Electronics Engineering Lab (FY)

EXPERIMENT NO.
Title: Design & implementation of half adder and full adder circuit
using logic gates.

Division:- Batch:- R.No


.:-
Date of performance: - / / Date of Submission: - / /

1
Department of Electrical and Electronics Engineering SOC
Electrical and Electronics Engineering Lab (FY)

EXPERIMENT NO.

AIM: Design & implementation of half adder and full adder circuit using logic gates.

Objective:
• To design, realize and verify the adder circuits using basic gates and universal gates.
• To design, realize and verify full adder using two half adders.

Components required:
IC 7404, IC 7408, IC 7486, and IC 7432, Patch cards and IC Trainer Kit

Theory:
Half-Adder:
A combinational logic circuit that performs the addition of two data bits, A and B, is called a
half-adder. Addition will result in two output bits; one of which is the sum bit, S, and the other is
the carry bit, C. The Boolean functions describing the half-adder are:
S =A ⊕ B C=AB
Full-Adder:
The half-adder does not take the carry bit from its previous stage into account. This carry bit from
its previous stage is called carry-in bit. A combinational logic circuit that adds two data bits, A and
B, and a carry-in bit, Cin, is called a full-adder. The Boolean functions describing the full-adder
are:
S = (A⊕ B) ⊕ Cin C = AB+BCin+ACin
I. TO REALIZE HALF ADDER

2
Department of Electrical and Electronics Engineering SOC
Electrical and Electronics Engineering Lab (FY)

II. FULL ADDER

3
Department of Electrical and Electronics Engineering SOC
Electrical and Electronics Engineering Lab (FY)

Procedure:
• Check the components for their working
• Insert the appropriate IC into the IC base
• Make connections as shown in the circuit diagram.
• Verify the Truth Table and observe the outputs.

Conclusion

----------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------
4
Department of Electrical and Electronics Engineering SOC
Electrical and Electronics Engineering Lab (FY)

Questions

1) What are arithmetic circuits?


2) What is a half-adder?
3) What is a full-adder?
4) What is the disadvantage of half-adder?
5) What is the advantage of realizing a full-adder using two half-adders?

5
Department of Electrical and Electronics Engineering SOC

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy