Scribd Logo
Upload

Welcome to Scribd!

  • 5 views

    20a04504a Computer Architecture & Organization

    Uploaded by

    Shaik Althaf
    Imp

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    20a04504a Computer Architecture & Organization

    Uploaded by

    Shaik Althaf
    5 views1 page
    Imp

    Original Title

    20A04504a Computer Architecture & Organization (1)

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Imp

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    5 views1 page

    20a04504a Computer Architecture & Organization

    Uploaded by

    Shaik Althaf
    Imp

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    You are on page 1of 1

    Code: 20A04504a R20

    B.Tech III Year I Semester (R20) Regular & Supplementary Examinations January 2024
    COMPUTER ARCHITECTURE & ORGANIZATION
    (Electronics & Communication Engineering)
    Time: 3 hours Max. Marks: 70
    PART – A
    (Compulsory Question)
    *****
    1 Answer the following: (10 X 02 = 20 Marks)
    (a) Write about register transfer notations. 2M
    (b) For what reason devices generate interrupts? 2M
    (c) List the four basic functions of the CPU. 2M
    (d) Write the address sequencing capabilities required in a control memory. 2M
    (e) Explain the conversion of octal number to hexadecimal number with an example. 2M
    (f) Design an Adder to add two 4-bit numbers. 2M
    (g) Explain significance of Memory hierarchy. 2M
    (h) Discuss about possible modes of data transfer. 2M
    (i) What is Parallel processing? 2M
    (j) Describe the need for inter processor communication. 2M

    PART – B
    (Answer all the questions: 05 X 10 = 50 Marks)

    2 Briefly explain the input-output instructions. 10M


    OR
    3 Draw and explain the working of a bus system for four registers. 10M

    4 Briefly explain logical and bit manipulation, shift instructions. 10M


    OR
    5 Explain the working of microprogram sequencer with a neat diagram. 10M

    6 Show the step by step multiplication process using booth algorithm when the following binary 10M
    numbers are multiplied (+15)*(-13). Assume 5-bit registers that hold signed numbers and draw
    the flow chart for the corresponding example.
    OR
    7 Draw and explain the addition and subtraction of floating-point numbers. 10M

    8 Construct an Associative memory page table with number of words equal to the number of 10M
    blocks in the main memory.
    OR
    9 Discuss about Set Associative mapping. 10M

    10 Explain instruction pipeline with neat timing diagram. 10M


    OR
    11 Explain briefly about the characteristics of multiprocessors. 10M

    *****

    You might also like

    pFad - Phonifier reborn

    Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

    Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


    Alternative Proxies:

    Alternative Proxy

    pFad Proxy

    pFad v3 Proxy

    pFad v4 Proxy