Islamic University of Technology: EEE 4483 Digital Electronics & Pulse Techniques
Islamic University of Technology: EEE 4483 Digital Electronics & Pulse Techniques
Islamic University of Technology: EEE 4483 Digital Electronics & Pulse Techniques
EEE 4483
Digital Electronics & Pulse Techniques
Lecture- 11
Programmable Logic Devices
Programmable Logic Devices (PLDs) are the integrated
circuits. They contain an array of AND gates & another
array of OR gates. There are three kinds of PLDs based
on the type of array(s), which has programmable
feature.
The process of entering the information into these devices is known as programming.
Basically, users can program these devices or ICs electrically in order to implement the
Boolean functions based on the requirement. Here, the term programming refers to
hardware programming but not software programming.
POM, PAL and PLA Configurations
Fixed Programmable
Inputs Programmable Outputs
AND array
(decoder) Connections OR array
Here, the inputs of AND gates are programmable. That means each AND gate has both normal and
complemented inputs of variables. So, based on the requirement, we can program any of those
inputs. So, we can generate only the required product terms by using these AND gates.
Here, the inputs of OR gates are also programmable. So, we can program any number of required
product terms, since all the outputs of AND gates are applied as inputs to each OR gate. Therefore,
the outputs of PAL will be in the form of sum of products form.
Example: Programmable Logic Array
′
𝐴 = XY + XZ
′ ′
𝐵 = XY + YZ + XZ
The given two functions are in sum of products form. The number of product terms present in the given
Boolean functions A & B are two and three respectively. One product term, Z′X is common in each function.
So, we require four programmable AND gates & two programmable OR gates for producing those two
functions. The corresponding PLA is shown in the following figure.
Programmable Array Logic (PAL)
The general structure of this device is similar to PLA, but in a PAL device only AND gates are programmable. The
OR array in this device is fixed by the manufacturer. This makes PAL devices easier to program and less expensive
than PLA. On the other hand, since the OR array is fixed, it is less flexible than a PLA device.
Programmable Array Logic (PAL) : Example AND gates inputs
0 1 2 3 4 5 6 7 8 9
Product
X
1
term
X
F1
X
2
• 4-input, 3-output PAL with fixed, 3-input OR
3
terms
I 1= A
• What are the equations for F1 through F4? X X X
4
F2
X X
5
X X
6
𝐹 1 =𝐶 ′ + 𝐴 ′ 𝐵′ I2 = B
′ ′ ′
𝐹 2 = 𝐴 𝐵𝐶 + 𝐴𝐶 + 𝐴 𝐵 7
X X
𝐹 3 = 𝐴𝐷 + 𝐵𝐷 + 𝐹 1
F3
X X
′ 8
𝐹 4 =𝐴𝐵 + 𝐶𝐷 + 𝐹 1
X
9
I3 = C
X X
10
X X
11 F4
X
12
I4 = D
0 1 2 3 4 5 6 7 8 9
Minterms and Canonical Forms
In general, the unique algebraic expression for any Boolean function can be obtained from its truth table by using an
OR operator to combined all Minterms for which the function is equal to 1.
Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.
Alternative Proxies: